


# Code Generation on embedded processors

11. 12. 2004.  
Eun Kyong Seo

## Key Requirements

- Code quality in size and performance
- Chip area constraints
- Real time constraints
- Efficient power consumption

## Simplified Design Flow



12 November 2004

Embedded Software Synthesis

3

## Architectural Features Of Embedded Processors


- Designed for efficiency
- Huge variety of processors
- Harvard architecture
- Heterogeneous register sets
- Limited instruction-level parallelism or VLIW ISA
- Different operation modes (saturating arithmetic, fixed point)

12 November 2004

Embedded Software Synthesis

4

## Processor classification



12 November 2004

Embedded Software Synthesis

5

## Requirements for compilers


- Demand for compact code
- Demand for extremely fast code
  - Prior to short compilation times
- Need for high dependability
- Constraints for real-time response
  - Smarter compiler to calculate the speed of the code
- Support for DSP algorithm
- Support for DSP architectures

12 November 2004

Embedded Software Synthesis

6

## Compiler Structure



12 November 2004

Embedded Software Synthesis

7

## Source level optimization (cont')

- **Standard optimizations** (*also at IR level*)
  - Constant folding
  - Common subexpression elimination
  - Jump optimization
- **Address code transformation**
  - Simplification of array index expressions for memory-intensive applications

12 November 2004

Embedded Software Synthesis

8

## Source level optimization (cont')

- Loop transformations
  - Loop unrolling
  - Loop folding, Software pipelining
- Function inlining
  - To reduce the calling overhead, replacing function call with body

## Optimized Instruction Set Mapping

- Machine-specific features
  - Makes efficient code generation difficult
    - Special-purpose registers
    - Complex instruction patterns
    - Inter-instruction constraints
  - Tree pattern matching
  - Phase-coupled code generation
  - Multimedia instruction sets

## Optimized instruction set mapping

- Tree pattern matching
  - Instruction set mapping or code selection
  - Nodes: variables, constants & operations
  - Edges: data dependencies
  - Minimum cover of a DFTs (data flow trees)

12 November 2004

Embedded Software Synthesis

11

## Optimized instruction set mapping

- Phase-coupled code generation
  - Code Selection, Register allocation & instruction scheduling (NP hard)
- Multimedia instruction sets
  - VLIW/RISC-like architecture
  - SIMD
    - Faster execution on short values
    - Exploited as compiler-known functions
    - Non-portable → special language constructs or libraries needed

12 November 2004

Embedded Software Synthesis

12


## Assembly level optimization

- Memory access optimization
  - Two memory banks accessible in parallel
  - Partitioning based on pre-scheduled assembly code
  - Memory interface & fast access mode, processor pipeline timing information
- Address code optimization
  - Dedicated AGU (Address Generation Unit)

## Assembly level optimization

- Instruction scheduling
  - Local scheduling (code compaction) algorithms limited to a basic block
  - Global techniques for global critical paths with larger code size

## Retargetability




**Traditional vs. Retargetable compiler**

## Retargetability

- Generates code for different target processors, based on external (e.g. HDL) machine models.
- Application area
  - Parameterizable ASIPs
    - To explore different configurations of a given ASIP
  - Architecture exploration at system level
    - To estimate the performance of different target processors for a given application early
- Portability, target independence



## Retargetability - RECORD




12 November 2004

Embedded Software Synthesis

17

## Retargetability - Flexware




12 November 2004

Embedded Software Synthesis

18

## Retargetability - CHESS



12 November 2004

Embedded Software Synthesis

19

## Low Power

- May be contrary to code size and performance
- Instruction selection & scheduling of machine code
- Alternative instruction, data encoding and power-efficient on-chip memories

12 November 2004

Embedded Software Synthesis

20

## Processor Classes (*con't*)

- Microcontrollers
  - Control-intensive applications
  - CISC architecture
  - High code density
  - Limited computational resources

12 November 2004

Embedded Software Synthesis

21

## Processor Classes (*con't*)

- RISC processors
  - Load-store architecture
  - Large file of general-purpose registers
  - Global register allocation technique

12 November 2004

Embedded Software Synthesis

22

## Processor Classes (*cont'*)

- DSP processors
  - Arithmetic intensive applications
  - Fast execution of DSP routines by dedicated HW support (e.g. multipliers and address generation units)
  - DSP-specific data path architectures

## Processor Classes (*cont'*)

- Application-specific processors
  - A compromise between off-the-shelf processors and ASICs
  - Application-specific data paths
  - retargetable compilers

## Processor Classes

- **Multimedia processors**
  - Recent mixture of RISC and DSP processors
  - VLIW programming paradigm
  - Very high performance
  - Low code density and high power consumption
  - Support for vectorized (SIMD) instructions.

## Cores for reuse

	<b>Soft cores</b>	<b>Hard cores</b>
<b>Models</b>	<b>Synthesizable Behavioral</b>	<b>Layout Datasheet</b>
<b>Portability</b>	<b>Yes</b>	<b>No</b>
<b>Design Time</b>	<b>High</b>	<b>Low</b>
<b>Optimization</b>	<b>Low</b>	<b>High</b>
<b>Timing Issues</b>	<b>Full timing verification after synthesis</b>	<b>Timing characteristics provided</b>

## Frontend issues

- Lexical, syntactical, and semantical analysis of source programs, IR generation
- Machine independence