



















![](_page_5_Figure_0.jpeg)

![](_page_5_Figure_1.jpeg)

![](_page_6_Figure_0.jpeg)

![](_page_6_Figure_1.jpeg)

![](_page_7_Figure_0.jpeg)

![](_page_7_Figure_1.jpeg)

![](_page_8_Figure_0.jpeg)

![](_page_8_Figure_1.jpeg)

![](_page_9_Figure_0.jpeg)

![](_page_9_Figure_1.jpeg)

![](_page_10_Figure_0.jpeg)

![](_page_10_Figure_1.jpeg)

![](_page_11_Figure_0.jpeg)

![](_page_11_Figure_1.jpeg)

![](_page_12_Figure_0.jpeg)

	Soft cores	Hard cores
Models	Synthesizable	Layout
	Behavioral	Datasheet
Portability	Yes	No
Design Time	High	Low
Optimization	Low	High
Timing Issues	Full timing verification after synthesis	Timing characteristics provided

![](_page_13_Figure_0.jpeg)