



WSN in SpecC

Gautam Sachdeva

Department of Electrical & Computer
Science

University of California, Irvine



Outlines

- ECO: Wireless Sensor Node System
- Specification Model
- Profiling & Computation Graphs Result
- Architecture Exploration
- Design Flow Issues



Goals

- Model WSN in SpecC
- Use Profiled Data for making hardware decision
- Architecture Exploration
- Follow the SpecC Design Methodology steps

Eco: WSN for measuring motion

■ Features


- Ultra Compact
- Light Weight
- Low Power
- Real Time Motion Monitoring

■ Used for monitoring motion of premature infants


■ Designed by Prof. Pai Chou, Chulsung Park & Jinfeng Liu




SYSTEM CONFIGURATION



SpecC Design Methodology



Testbench






Specification Model/Hierarchy

- SCE Environment



Result of Profiling

Conclusion from Graph



- Any Guesses???




Computational Graphs



Computational Graphs



Architecture Exploration 1




The screenshot shows a window titled "Design Quality Metrics" with a tab labeled "PEs". It contains a table with the following data:

PE	Utilization	Time	Program	Data	Power	Cost
CON3	20.9 %	995.9 us	156 B (0.0 %)	6 B (0.0 %)		32
CON4	16.8 %	800.9 us	156 B (0.0 %)	6 B (0.0 %)		32
CON5	20.9 %	995.9 us	156 B (0.0 %)	6 B (0.0 %)		32
CON6	12.3 %	585.0 us	190 B (0.0 %)	6 B (0.0 %)		32
CON7	12.3 %	585.0 us	190 B (0.0 %)	6 B (0.0 %)		32
<i>System</i>	<i>14.3 %</i>	<i>4766.5 us</i>	<i>1106 B</i>	<i>40 B</i>		<i>224</i>

Buttons for "Help" and "OK" are visible at the bottom of the window.

- When each Node and Station Behavior is assigned an Controller
- System time = 4.7665ms

Architecture Exploration 2



The screenshot shows a window titled "Design Quality Metrics" with a tab labeled "PEs". The window contains a table with the following data:

PE	Utilization	Time	Program	Data	Power	Cost
CON7	19.0 %	583.0 us	190 B (0.0 %)	8 B (0.0 %)		32
HW1	0.5 %	14.4 us	96 B (0.0 %)	8 B (0.0 %)		1
HW2	0.5 %	14.4 us	96 B (0.0 %)	8 B (0.0 %)		1
HW3	0.5 %	14.4 us	96 B (0.0 %)	8 B (0.0 %)		1
HW4	0.5 %	14.4 us	96 B (0.0 %)	8 B (0.0 %)		1
<i>System</i>	<i>9.1 %</i>	<i>3084.1 us</i>	<i>1290 B</i>	<i>56 B</i>		<i>228</i>

Buttons for "Help" and "OK" are visible at the bottom of the window.

- When ADC behavior are assigned separate Hardware
- System Time = 3.0841ms



Architecture Refinement

- Specification Model Looks almost like Architecture Model
- Unable to Complete the Architecture Model
 - Errors like:
 - ERROR #5023: "v2" is accessed concurrently.
 - 'scar': abnormal exit!
 - identify global variables ...stops
- Scheduling: No need to do scheduling in this case as everything needs to be assigned to different hardware and everything needs to run concurrently



Communication Refinement

- Need to skip this step
- Limited database in the tool



C Code Generation

- Sorry to say!!! No Results



Suggestions

- Though communication with channel looks easy and nice but be careful with concurrent communicationyou may end up with deadlocks
- I think we should discuss few design example in detail in the class, so that we could decide with some guidelines that needs to be followed in the specification model so that we end with some architecture model
- In the last, everyone is welcomed to play with the specification model, maybe one of you can generate a architecture model for me



Future Improvement

- Try to fix the working architecture model, so that actual simulation is possible
- Describe 8051 microcontroller for comparing the performance



THANK YOU