SpecC Implementation of Reed-Solomon Decoder Jun Ho Bahn, jbahn@uci.edu EECS

Outlines

- Brief Introduction of Reed-Solomon Coder
- Specification Model of RS Decoder
- Implementation in SpecC
 - Design Flow
- Project Result
- Lessons
- Conclusion

Brief Introduction of Reed-Solomon Coder


- Error Detection & Correction Channel Coder
 - FEC(forward error correction) coder
 - Extention of BCH coder
 - Cyclic Redundancy Coder
- Broadly used for digital VCR, CD, DVD and DTV
- *RS(n, k)*
 - n: code word length
 - *k*: information code word length
 - -n-k: error check word length
 - max (n-k) word error detection & (n-k)/2 word error correction


Brief Introduction (cont'd)


- Galois Field, GF(q)
 - Set of Finite number of Elements capable of 4 fundamental Arithmetics
 - Similar Characteristics with Modulo-q
- Example
 - RS(7, 3)

generator polynomial $g(X) = X^4 + \alpha^2 X^3 + \alpha^5 X^2 + \alpha^5 X + \alpha^6$









Lessons

- Concurrency is very attractive point in SpecC
- Similar effort should be needed to implement low-level of SpecC model in comparison with other RTL description such as Verilog or VHDL
- No debugger in SpecC

Conclusion

- Reed Solomon Decoder is implemented by SpecC specification model
- Learn how to design the concurrency in SpecC
- Through this project, SpecC language as well as programming environment is familiar.
- To use whole SpecC & SCE environment, SpecC model should be precisely implemented
- There are some need to support debugging utilities in programming SpecC.