

EECS 221: System-on-Chip Software Synthesis Lecture 3

Rainer Dömer

doemer@uci.edu

The Henry Samueli School of Engineering
Electrical Engineering and Computer Science
University of California, Irvine


Lecture 3: Overview



- System-on-Chip Design with SpecC
 - SpecC Approach
 - Design Methodology
 - System Design Flow
 - System-on-Chip Environment (SCE)
 - Demo

SpecC Approach

- SpecC model
 - Hierarchical network of behaviors and channels
 - Separation of communication and computation
- SpecC language
 - True superset of ANSI-C
 - ANSI-C plus extensions for HW-design
 - Support of all concepts needed in system design
 - Structural and behavioral hierarchy
 - Concurrency
 - State transitions
 - Communication
 - Synchronization
 - Exception handling
 - Timing
 - RTL

EECS221: SoC Software Synthesis, Lecture 3 (c) 2006 R. Doemer 3





System Design Flow

- **Step 2: Scheduling Refinement**
 - For each PE, serialize the execution of behaviors to a single thread of control
 - Option (a): Static scheduling
 - For each set of concurrent behaviors, determine fixed order of execution
 - Option (b): Dynamic scheduling by RTOS
 - Choose scheduling policy, i.e. Round-robin or priority-based
 - For each set of concurrent behaviors, determine scheduling priority
 - Result:
System model with abstract RTOS scheduler inserted in each PE

EECS221: SoC Software Synthesis, Lecture 3

(c) 2006 R. Doemer

7

System Design Flow

- **Step 3: Communication Refinement**
 - Allocation of system busses
 - Type and number of system busses
 - Type of bus protocol for each bus (if applicable)
 - Number of transducers (if applicable)
 - System connectivity
 - Mapping of channels to busses
 - Map each communication channel to a system bus (or multiple busses, if applicable)
 - Result:
Bus-functional model of the system

EECS221: SoC Software Synthesis, Lecture 3

(c) 2006 R. Doemer

8

System Design Flow

- Step 4: Hardware Refinement (for HW PE)
 - Allocation of RTL components
 - Type and number of functional units
 - Type and number of storage units
 - Type and number of interconnecting busses
 - Scheduling
 - Basic blocks assigned to super-states
 - Operations assigned to clock cycles
 - Binding
 - Bind functional operations to functional units
 - Bind variables to storage units
 - Bind transfers to busses
 - Result:
Clock-cycle accurate model of each HW PE
 - Output: Synthesizable Verilog description

EECS221: SoC Software Synthesis, Lecture 3

(c) 2006 R. Doemer

9



System Design Flow

- Step 5: Software Refinement (for SW PE)
 - C code generation
 - For selected target processor
 - For selected target RTOS
 - Compilation to Instruction Set
 - for Instruction Set Simulation (ISS)
 - Assembly
 - Result:
Clock-cycle accurate model of each SW PE
 - Output: downloadable object code

EECS221: SoC Software Synthesis, Lecture 3

(c) 2006 R. Doemer

10



SCE Main Window

The screenshot shows the SCE Main Window with the following components:

- Design Hierarchy:**
 - VocoderSpec.sir
 - pre_process
 - coder_12k2
 - seq1
 - open_loop
 - subframes
 - for_init
 - for_body1
 - closed_loop
 - for_body2
 - codebook_cn
 - update
 - for_end
 - shrt_signals
 - post_process
 - monitor
 - stimulus

Name	Type	N	Computation [cycles]	Da [et]
Open_Loop		163	267413	
syn_filter	Syn_Filt	3912	5226	
residual	Residu	1956	5777	
ol_lag_estimate	OL_Lag_Est	163	222092	
for_init	Open_Loop_Init	163	0	
for_end	Open_Loop_End	652	81	
for_body2	Open_Loop_Body2	652	244	
for_body1	Open_Loop_Body1	652	1	
wsp_l	short int [40]			
p_speech_l	short int *			
mem_w	short int [10]			
i	int			
A_L	short int [11]			
sp2	short int [11]			
sp1	short int [11]			
wsp	inout short int *			
txdtx_ctrl	in unslanted bit[5:0]			

EECS221: SoC Software Synthesis, Lecture 3 Copyright © 2003 CECS 13

SCE Source Editor


The screenshot shows the SCE Source Editor with the following code:

```

behavior: Coder_12k2_Seq1(
  Word16 speech_proc[L_FRAME],
  Word16 old_speech[L_TOTAL],
  Word16 *speech,
  out: Word16 *p_window,
  Word16 old_wsp[L_FRAME + PIT_MK],
  out: Word16 *wsp,
  Word16 old_exc[L_FRAME + PIT_MK + L_INTERPOL],
  out: Word16 *exc,
  out: Flag ptch,
  out: DTMCtrl txdtx_ctrl,
  in: Flag reset_flag
)
implements Ireset
void init(void)
{
  /* Initialize pointers to speech vector.
  speech = old_speech + L_TOTAL - L_FRAME; /* New speech */
  p_window = old_speech + L_TOTAL - L_WINDOW; /* For LPC window */
  /* Initialize pointers */
  wsp = old_wsp + PIT_MK;
  exc = old_exc + PIT_MK + L_INTERPOL;
  /* vectors to zero */
  Set_zero (old_speech, L_TOTAL);
  Set_zero (old_exc, PIT_MK + L_INTERPOL);
  Set_zero (old_wsp, PIT_MK);
  txdtx_ctrl = TX_SP_FLAG | TX_VAD_FLAG;
  ptch = 1;
}
  
```

EECS221: SoC Software Synthesis, Lecture 3 Copyright © 2003 CECS 14

SCE Hierarchy Displays



EECS221: SoC Software Synthesis, Lecture 3


Copyright © 2003 CECS

SCE Compiler and Simulator

EECS221: SoC Software Synthesis, Lecture 3

Copyright © 2003 CECS

SCE Profiling and Analysis



EECS221: SoC Software Synthesis, Lecture 3

Copyright © 2003 CECS

17

Application Example

- Design example: GSM Vocoder
 - Enhanced full-rate voice codec
 - GSM standard for mobile telephony (GSM 06.10)
 - Lossy voice encoding/decoding
 - Incoming speech samples @ 104 kbit/s
 - Encoded bit stream @ 12.2 kbit/s
 - Frames of $4 \times 40 = 160$ samples ($4 \times 5\text{ms} = 20\text{ms}$ of speech)
 - Real-time constraint:
 - max. 20ms per speech frame
(max. total of 3.26s for sample speech file)
 - SpecC specification model
 - 29 hierarchical behaviors (9 par, 10 seq, 10 fsm)
 - 73 leaf behaviors
 - 9139 formatted lines of SpecC code
(~13000 lines of original C code, including comments)

EECS221: SoC Software Synthesis, Lecture 3

(c) 2006 R. Doemer

18