




**University Paderborn**  
IPL & C-LAB  
Wolfgang Mueller

A photograph of a modern, multi-story building with a grid-like facade, likely a university building. The image is slightly blurred and serves as the background for the text.

**(Hardware/System)  
Modeling/Description Languages for  
Systems-On-Chip**

*Wolfgang Müller*

*IPL & C-LAB*

*Paderborn University*



## Before 1990

- AHPL, ART, ...
- BCL, ...
- CASCADE, CASSANDRE, CAP/DSDL, ConLAN...
- DDL, Dacapo
- ELLA, ...
- HDL-B, ...
- IDL, ISPS, ...
- JDL, ...
- KARL, ..
- LIDL, ...
- MIMOLA, MOSSIM,...
- ...
- Zeus, ...



## Hardware Description Language Standards:

- 1987 VHDL IEEE Standard 1076-87  
IEEE Standard 1076-1987, 1076-1992, ...: VHDL87, VHDL92,  
IEEE Standard 1076.1: VHDL-AMS (Analog and Mixed Signals)  
IEEE Standard 1164: 9-value logic; std\_logic('1','0','Z', ....)
- 1995 Verilog IEEE Standard 1364-1995  
IEEE Standard 1364-2001

## Hardware Software Codesign: VHDL + C / Verilog + C

### Others:

- ABEL (Lattice), AHDL (Altera), CUPL (Logical Devices), ...
- Telecom Protocols: SDL-88, SDL-92, SDL-2000 ITU Standards

# System/Hardware Description/Modelling Languages



Paderborn University  
IPL & C-LAB  
Wolfgang Mueller

## Languages for Hardware Software Co-Design

- 1999 SystemC  
*Open SystemC Initiative – OSCI*
- 2000 SpecC  
*UCI, SpecC Technology Open Consortium – STOC*
- 2000 Handel-C  
*Celoxica*
- 2001 Superlog  
*Verilog Extension*
- 2002 SystemVerilog  
*Verilog Extension*
- 2004: SystemVerilog and SystemC to be ‘donated’ to IEEE?

# System/Hardware Description/Modelling Languages



Paderborn University  
IPL & C-LAB  
Wolfgang Mueller

Future of SystemC, SystemVerilog, and VHDL

Available Tools:

Last year: SystemC → VHDL part of **CoCentric**

Now: part of **System Studio** of **Discovery Verification Platform**

Synopsys View (two weeks ago):

SystemC & SystemVerilog Sybiosis

C++	SystemC
SystemVerilog	
VHDL / Verilog	

Availability of tools will decide



# Complementary: Unified Modeling Language UML 2.0



## UML for Application in SoC and Embedded

- UML 1.5
  - OMG(Object Management Group) Standard
- UML 2.0 (UML + SDL+ Petri-Nets + ...)
  - still not a final OMG standard - but already in use  
FTF-version → official OMG standard (FTF –Finalization Task Force)
  - still no time specification suitable for system design
- UML definitely for documentation!!!
- Just Draw and Execute? No!
- UML for Programming: Executable UML
  - Executable UML denotes a UML subset  
Mostly: Class Diagrams + State Diagrams/State Diagrams/State Machine Diagrams
  - define precise execution behavior for an UML subset  
xUML (Kennedy Carter),  $X_t$ UML (Project Technology), XModeLink (Fujitsu), ...
- USoCF - UML for SoC Forum in Japan



# What is UML 2.0?




# UML 2.0



- Understanding the 13 diagrams of UML 2.x is an important part of understanding OO development.  
*Scott W. Ambler, Copyright 2003-2004*
  
- I do not understand everything of UML 2.0  
*Wolfgang Mueller, June 2004*
  
- Two important documents to understand:
  - UML 2.0 Infrastructure
  - UML 2.0 Superstructure


# UML 2.0 Infrastructure



# UML 2.0 Superstructure



## FTF Specification General View




# UML 2.0 Superstructure



Different packages defined by metamodels  
multiple class diagrams  
with textual constraints and semantics

Example:  
State Machines






# UML 2.0 Superstructure




## UML 2.0 Superstructure FTF Document

- **Part I: Structure**
  - **Classes**
  - **Components**
  - **Composite Structures**
  - **Deployments**
- **Part II: Behavior**
  - **Actions**
  - **Activities**
  - **Common Behaviors**
  - **Interactions**
  - **State Machines**
  - **Use Cases**
- **Supplement**
  - **Auxiliary Constructs**
  - **Profiles**
- **Appendices**


# Class Diagram



# Package Diagram






# Component Diagram






# Composite Structure Diagram



# Deployment Diagram




# UML 2.0 Superstructure


## Part II Behavior



Paderborn University  
IPL & C-LAB  
Wolfgang Mueller




# Actions




Action Specification Language:  
language that specifies behavior of an action


# Activity Diagrams



# Activity Diagrams




Action with parameters and activities




AD with multi-dimensional swimlanes



## Sequence Diagrams – SD




# Interactions









# Interactions



# Interactions




# State Machine Diagram




# State Machine Diagrams



Diagram  
for  
State Transition



# Use Case Diagrams





# Executable UML 2.0




- Executable UML 2.0 subset for programming
- Application-specific subsets, e.g.,  
for Embedded Systems, for Systems-On-A-Chip, ...
- E.g., subset for efficient execution on systems with limited  
resources
- Our subset:  
Class + State Machine + Sequence Diagrams + simple native code  
overview of our choices on the next slides

# Executable UML 2.0 Subset



- Used diagrams:
  - Class diagram (interfaces, attributes and operations)



- mark one „main()“ operation
- one state machine diagram for each operation  
(others: one state machine diagram for each class)


Warning: polymorphism needs special attention!



# Executable UML 2.0 Subset




- Used diagrams:
  - Class diagram (interfaces, attributes and operations)
  - State Machine diagram (for behavior of operation)






- Used diagrams:
  - Class diagram (interfaces, attributes and operations)
  - State Machine diagram (for behaviour of operation)
  - Sequence diagram (describes state activities)





- Used diagrams:
  - Class diagram (interfaces, attributes and operations)
  - State Machine diagram (model behaviour of operation)
  - Sequence diagram (describe the state activities)
  
- State transitions triggered by
  - State completion
  - Explicit events
  - Interrupts (processed immediately & exited running activity)
  
- Activities in Sequence diagrams are the Action Language to model the state behaviour and can be associated with:
  - Transitions or
  - 3 different state activities (*entry*, *do* and *exit*)

# Executable UML 2.0 Subset






## Our Main Design Decisions (as an example for an UML subset):

- State Machine diagrams consist only of composite and simple states  
( for efficient execution)  
Concurrent states are intentionally not supported for State Machines
- Support of concurrent execution in Sequence Diagrams  
through asynchronous calls and parallel *CombinedFragments*
- *CombinedFragments*: Alternatives, Options, Loops, Parallel/Sequential flows
- *Currently*:
  1. *Starting from a State Machine*
  2. *Embed Sequence Diagrams or Native Code in State Machines*
  3. *Embed State Machines or Native Code in Sequence Diagrams*


# Execution of UML Subset



# UML Virtual Machine



Paderborn University  
IPL & C-LAB  
Wolfgang Mueller



# Current Evaluation Platform



Paderborn University  
IPL & C-LAB  
Wolfgang Mueller

## Celoxica RC 200 with Virtex II FPGA (XC2V1000)

