

EECS 298: System-on-Chip Description and Modeling Lecture 4

Rainer Dömer

doemer@uci.edu

The Henry Samueli School of Engineering
Electrical Engineering and Computer Science
University of California, Irvine

Lecture 4: Overview

- Execution and Simulation Semantics
 - System-level Language Semantics
 - Motivating Examples
 - Simulation Semantics
 - Formal Execution Semantics
- Homework Assignment 1
 - Discussion
- Homework Assignment 2
 - Tasks

System-level Language Semantics

- Concepts found in Embedded Systems
 - Behavioral and structural hierarchy
 - Concurrency
 - Synchronization and communication
 - Exception handling
 - Timing
 - State transitions
- System-level language must support these concepts
- Language semantics needed to define the *meaning*
 - Semantics of execution (modeling, simulation, synthesis)
 - Deterministic vs. non-deterministic behavior
 - Preemptive vs. non-preemptive concurrency
 - Atomic operations

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

3

System-level Language Semantics

- Language semantics are needed for
 - System designer (understanding)
 - Tools
 - Validation (compilation, simulation)
 - Formal verification (equivalence, property checking)
 - Synthesis
 - Documentation and standardization
- Objective:
 - Clearly define the execution semantics of the language
- Requirements and goals:
 - completeness
 - precision (no ambiguities)
 - abstraction (no implementation details)
 - formality (enable formal reasoning)
 - simplicity (easy understanding)

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

4

System-level Language Semantics

- Example: SpecC language
 - Documentation
 - Language Reference Manual (LRM)
 - ⇒ set of rules written in English (not formal)
 - Abstract simulation algorithm
 - ⇒ set of valid implementations (not general)
 - Reference implementation
 - SpecC Reference Compiler and Simulator
 - ⇒ one instance of a valid implementation (not general)
 - Compliance test bench
 - ⇒ set of specific test cases (incomplete)
 - Formal execution semantics
 - Time-interval formalism
 - ⇒ rule-based formalism (incomplete)
 - Abstract State Machines
 - ⇒ fully formal approach (not easy to understand)

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

5

Execution and Simulation Semantics

- Motivating Example 1

- Given:

```
behavior B1(int x)
{
  void main(void)
  {
    x = 5;
  }
};
```

```
behavior B2(int x)
{
  void main(void)
  {
    x = 6;
  }
};
```

```
behavior B
{
  int x;
  B1 b1(x);
  B2 b2(x);

  void main(void)
  {
    b1; b2;
  }
};
```

- What is the value of x after the execution of B?

– Answer: x = 6

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

6

Execution and Simulation Semantics

- Motivating Example 2

– Given:

```
behavior B1(int x)
{
  void main(void)
  {
    x = 5;
  }
};
```

```
behavior B2(int x)
{
  void main(void)
  {
    x = 6;
  }
};
```

```
behavior B
{
  int x;
  B1 b1(x);
  B2 b2(x);

  void main(void)
  {
    par{b1; b2;}
  }
};
```

- What is the value of x after the execution of B?
- Answer: The program is non-deterministic!
(x may be 5, or 6, or any other value!)

Execution and Simulation Semantics

- Motivating Example 3

– Given:

```
behavior B1(int x)
{
  void main(void)
  {
    waitfor 10;
    x = 5;
  }
};
```

```
behavior B2(int x)
{
  void main(void)
  {
    x = 6;
  }
};
```

```
behavior B
{
  int x;
  B1 b1(x);
  B2 b2(x);

  void main(void)
  {
    par{b1; b2;}
  }
};
```

- What is the value of x after the execution of B?
- Answer: x = 5

Execution and Simulation Semantics

- Motivating Example 4

– Given:

```
behavior B1(int x)
{
  void main(void)
  {
    waitfor 10;
    x = 5;
  }
};
```

```
behavior B2(int x)
{
  void main(void)
  {
    waitfor 10;
    x = 6;
  }
};
```

```
behavior B
{
  int x;
  B1 b1(x);
  B2 b2(x);

  void main(void)
  {
    par{b1; b2;}
  }
};
```

– What is the value of x after the execution of B?

– Answer: The program is non-deterministic!
(x may be 5, or 6, or any other value!)

Execution and Simulation Semantics

- Motivating Example 5

– Given:

```
behavior B1(
  int x, event e)
{
  void main(void)
  {
    x = 5;
    notify e;
  }
};
```

```
behavior B2(
  int x, event e)
{
  void main(void)
  {
    wait e;
    x = 6;
  }
};
```

```
behavior B
{
  int x;
  event e;
  B1 b1(x,e);
  B2 b2(x,e);

  void main(void)
  {
    par{b1; b2;}
  }
};
```

– What is the value of x after the execution of B?

– Answer: x = 6

Execution and Simulation Semantics

- Motivating Example 6

– Given:

```
behavior B1(
  int x, event e)
{
  void main(void)
  {
    notify e;
    x = 5;
  }
};
```

```
behavior B2(
  int x, event e)
{
  void main(void)
  {
    wait e;
    x = 6;
  }
};
```

```
behavior B
{
  int x;
  event e;
  B1 b1(x,e);
  B2 b2(x,e);

  void main(void)
  {
    par{b1; b2;}
  }
};
```

– What is the value of x after the execution of B?

– Answer: x = 6

Execution and Simulation Semantics

- Motivating Example 7

– Given:

```
behavior B1(
  int x, event e)
{
  void main(void)
  {
    waitfor 10;
    x = 5;
    notify e;
  }
};
```

```
behavior B2(
  int x, event e)
{
  void main(void)
  {
    wait e;
    x = 6;
  }
};
```

```
behavior B
{
  int x;
  event e;
  B1 b1(x,e);
  B2 b2(x,e);

  void main(void)
  {
    par{b1; b2;}
  }
};
```

– What is the value of x after the execution of B?

– Answer: x = 6

Execution and Simulation Semantics

- Motivating Example 8

- Given:

```
behavior B1(
  int x, event e)
{
  void main(void)
  {
    x = 5;
    notify e;
  }
};
```

```
behavior B2(
  int x, event e)
{
  void main(void)
  {
    waitfor 10;
    wait e;
    x = 6;
  }
};
```

```
behavior B
{
  int x;
  event e;
  B1 b1(x,e);
  B2 b2(x,e);

  void main(void)
  {
    par{b1; b2;}
  }
};
```

- What is the value of x after the execution of B?

- Answer: **B never terminates!**
(the event is lost)

Simulation Semantics

- Abstract Simulation Algorithm for SpecC

- available in LRM (appendix), good for understanding

- ⇒ set of valid implementations

- ⇒ not general (possibly incomplete)

- Definitions:

- At any time, each thread t is in one of the following sets:

- **READY**: set of threads ready to execute (initially root thread)

- **WAIT**: set of threads suspended by `wait` (initially \emptyset)

- **WAITFOR**: set of threads suspended by `waitfor` (initially \emptyset)

- Notified events are stored in a set **N**

- `notify e1` adds event e1 to **N**


- `wait e1` will wakeup when e1 is in **N**

- Consumption of event e means event e is taken out of **N**

- Expiration of notified events means **N** is set to \emptyset

Simulation Semantics

- Abstract Simulation Algorithm for SpecC



EECS298: SoC Description and Modeling, L...

(c) 2006 R. Doemer

15

Simulation Semantics

- Abstract Simulation Algorithm for SpecC
 - Discrete Event Simulation
 - utilizes *delta-cycle* mechanism
 - matches execution semantics of other languages
 - SystemC
 - VHDL
 - Verilog
 - Features
 - clearly specifies the simulation semantics
 - easily understandable
 - can easily be implemented
 - Generality
 - is one valid implementation of the semantics
 - other valid implementations may exist as well

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

16

Formal Execution Semantics

- Two examples of semantics definition:
 - 1) Time-interval formalism
 - formal definition of timed execution semantics
 - sequentiality, concurrency, synchronization
 - allows reasoning over execution order, dependencies
 - 2) Abstract State Machines
 - complete execution semantics of SpecC V1.0
 - wait, notify, notifyone, par, pipe, traps, interrupts
 - operational semantics (no data types!)
 - influence on the definition of SpecC V2.0
 - straightforward extension for SpecC V2.0
 - comparable to ASM specifications of SystemC and VHDL 93

EECS298: SoC Description and Modeling, Lecture 4


(c) 2006 R. Doemer

17

Formal Execution Semantics

- Time-interval formalism
 - Definition of execution semantics of SpecC 2.0
 - sequential execution
 - concurrent execution (semantics of `par`)
 - synchronization (semantics of `notify`, `wait`)
 - Sequential execution

```
behavior B1
{ void main(void)
  { a;
    b;
    c;
  }
};
```

$$\begin{aligned} Tstart(B1) &\leq Tstart(a) < Tend(a) \leq \\ &Tstart(b) < Tend(b) \leq \\ &Tstart(c) < Tend(c) \leq Tend(B1) \end{aligned}$$


EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

18

Formal Execution Semantics

- Time-interval formalism
 - Sequential execution
 - waitfor rule:
 - only waitfor increases simulation time
 - other statements execute in zero simulation time

```
behavior B
{ void main(void)
  { a;
    waitfor 10;
    b;
  }
};
```

$$0 \leq Tstart(a) < Tend(a) < 1$$

$$0 \leq Tstart(w) < Tend(w) = 10$$

$$10 \leq Tstart(b) < Tend(b) < 11$$

EECS298: SoC Description and Modeling, Lecture 4
(c) 2006 R. Doemer
19

Formal Execution Semantics

- Time-interval formalism
 - Concurrent execution
 - Preemptive or non-preemptive scheduling:
No atomicity guaranteed!

```
behavior B
{ void main(void)
  { par{ b1; b2; }
  }
};
```

$$Tstart(B) \leq Tstart(a) < Tend(a) \leq Tstart(b) < Tend(b) \leq Tend(B)$$

$$Tstart(B) \leq Tstart(d) < Tend(d) \leq Tstart(e) < Tend(e) \leq Tstart(f) < Tend(f) \leq Tend(B)$$

```
behavior B1
{ void main(void)
  { a; b; c; }
};
```

```
behavior B2
{ void main(void)
  { d; e; f; }
};
```

Possible Schedule

EECS298: SoC Description and Modeling, Lecture 4
(c) 2006 R. Doemer
20

Formal Execution Semantics

- Time-interval formalism
 - Atomicity
 - Since there is no atomicity guaranteed, a safe mechanism for mutual exclusion is necessary
 - SpecC 2.0:
 - A mutex is implicitly contained in each channel instance
 - Each channel method implicitly acquires the mutex when it starts execution and releases the mutex again when it finishes
 - An acquired mutex is also released at `wait` and `waitfor` statements and will be re-acquired before execution resumes
 - This easily enables safe communication without unnecessary restrictions to the implementation!

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

21

Formal Execution Semantics


- Time-interval formalism
 - Synchronization

```
behavior B
{ void main(void)
  { par{ b1; b2; }
  }
};
```

```
behavior B1
{ void main(void)
  { a; wait e; b; }
};
```

```
behavior B2
{ void main(void)
  { c; notify e; d; }
};
```

$$\begin{aligned} Tstart(B) &\leq Tstart(a) < Tend(a) \leq \\ &Tstart(w) < Tend(w) \leq \\ &Tstart(b) < Tend(b) \leq Tend(B) \\ Tstart(B) &\leq Tstart(c) < Tend(c) \leq \\ &Tstart(n) < Tend(n) \leq \\ &Tstart(d) < Tend(d) \leq Tend(B) \end{aligned}$$

$$Tend(w) \geq Tend(n)$$


EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

22

Formal Execution Semantics


- Abstract State Machine (ASM)
 - aka. Evolving Algebras (Y. Gurevich, 1987)
 - ASM semantics already exist for
 - Prolog, Concurrent Prolog
 - C, C++, Java
 - VHDL, VHDL-AMS, SystemC
 - ASM semantics for SpecC published at ISSS'02
- ASM components
 - Sequence of algebras (functions over domains): *states*
 - Rules define updates of functions: *state transitions*

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

23

Abstract State Machine (ASM)




EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

24

ASM: SpecC Kernel Semantics

- Phase 1: **at least one BEHAVIOR is running**
- Phase 2: **all BEHAVIORS are not running**




EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

25

ASM: SpecC Behavior Semantics

$p \in \text{BEHAVIOR}$:
 $\text{status}(p) \in \{\text{running}, \text{waiting}, \text{interrupted}, \text{completed}\}$



- **modelling execution of statements of behavior "Self"**
 Self executes `<statement>` \equiv
 $\text{programCounter}(\text{Self}) = \text{<statement>} \wedge \text{status}(\text{Self}) = \text{running}$
- **wait statement**
 if Self executes `<wait(EventList)>`
 then $\text{status}(\text{Self}) := \text{waiting}$,
 $\text{sensitivity}(\text{Self}) := \text{EventList}$,
 $\text{programCounter}(\text{Self}) := \text{nextStmt}(\text{Self})$
 endif;

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

26

ASM: SpecC Statement Semantics

- **modelling execution of statements of behavior "Self"**
Self executes $\langle \text{statement} \rangle \equiv$
 $\text{programCounter}(\text{Self}) = \langle \text{statement} \rangle \wedge \text{status}(\text{Self}) = \text{running}$
- **wait statement**
if Self executes $\langle \text{wait}(\text{EventList}) \rangle$
then $\text{status}(\text{Self}) := \text{waiting}$,
 $\text{sensitivity}(\text{Self}) := \text{EventList}$,
 $\text{programCounter}(\text{Self}) := \text{nextStmt}(\text{Self})$
endif;
- **notify statement**
if Self executes $\langle \text{notify}(\text{EventList}) \rangle$
then $\forall e \in \text{EventList}: \text{notified}(e) := \text{true}$,
 $\text{programCounter}(\text{Self}) := \text{nextStmt}(\text{Self})$
endif;
- The simulation kernel sets each behavior to
 $\text{status}(b) := \text{running}$ if $\exists e: \text{notified}(e) = \text{true} \wedge e \in \text{sensitivity}(b)$

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

27

ASM: SpecC Summary

- **Formal Semantics of SpecC Execution**
 - complete execution semantics of SpecC V1.0 by ASMs
 - wait, notify, notifyone, par, pipe, traps, interrupts
 - operational semantics (no data types!)
 - can be easily extended to V2.0
 - influenced the definition of SpecC V2.0
 - SpecC ASM specification is comparable to other ASM specifications
 - SystemC
 - VHDL 93

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

28

Homework Assignment 1: Discussion

- Administration
 - Server
 - `epsilon.eecs.uci.edu`
 - Intel Pentium CPU, 3.0 GHz, 1GB RAM
 - RedHat Linux (Fedora Core 4)
 - Access via secure shell protocol (`ssh`)
 - Accounts
 - User ID same as your UCI net ID
 - Password as discussed in class
 - Software (© by CECS, UCI)
 - SpecC Compiler and Simulator
 - `/opt/sce/bin/setup.csh`
 - System-on-Chip Environment
 - `/opt/sce-20041007/bin/setup.csh`

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

29

Homework Assignment 1: Discussion

- Task 1
 - Make yourself familiar with the SpecC compiler
 - Use `scc` to compile and simulate the examples found in `/opt/sce-20041007/examples/simple/`
- Task 2
 - Make yourself familiar with the SoC Environment
 - Follow the initial steps of the SCE tutorial found in `/opt/sce-20041007/doc/SCE_Tutorial/sce-tutorial.pdf`
- Deliverables
 - none (but be prepared for the next assignment)
- Due
 - next week (Week 4)

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

30

Homework Assignment 2

- Project
 - Elevator Control System (ECS)
 - Distributed embedded system
 - Set of communicating Elevator Control Units (ECU)
- Tasks for System Specification
 - Decompose ECS into multiple ECUs
 - Develop a specification model for each ECU
 - Validate each ECU model using simulation
 - Compose entire ECS using developed ECUs
 - Validate entire ECS
 - Then, refine and implement ECS...

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

31

Homework Assignment 2

- Decomposition of ECS
 - Floor panel
 - panel at each floor and each shaft with up/down controls
 - Floor display
 - display of current floor and direction at each floor
 - Floor door
 - Control unit to open/close doors at each floor
 - Car panel
 - panel in each car with request controls
 - Car display
 - display of current floor and direction in each car
 - Car door
 - Control unit to open/close doors in each car
 - Main control unit
 - central control unit to control the entire ECS
 - Motor control unit
 - control unit for the motor atop each shaft

EECS298: SoC Description and Modeling, Lecture 4

(c) 2006 R. Doemer

32

Homework Assignment 2

- Deliverables
 - Specification document for one ECU
 - Illustration figure
 - Schematic view of ECU SoC with ports
 - Brief (!) description of functionality (in English)
 - Executable specification model for one ECU embedded in proper test bench (using SpecC)
 - Successful simulation run
- Due
 - Week 5 (next week)