

EECS 298: System-on-Chip Description and Modeling Lecture 5



Rainer Dömer

doemer@uci.edu

The Henry Samueli School of Engineering
Electrical Engineering and Computer Science
University of California, Irvine


Lecture 5: Overview

- Top-Down SoC Design Methodology
 - Specification model
 - Architecture model
 - Communication model
 - Implementation model
- Homework Assignment 2
 - Discussion



Specification Model

- High-level, abstract model
 - Pure system functionality
 - Algorithmic behavior
 - No implementation details
- No implicit structure / architecture
 - Behavioral hierarchy
- Untimed
 - Executes in zero (logical) time
 - Causal ordering
 - Events only for synchronization




(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer

5

Specification Model Example



- Simple, typical specification model
 - Hierarchical parallel-serial composition
 - Communication through ports and variables, events

(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer

6

Architecture Refinement

- Component allocation / selection
- Behavior partitioning
- Variable partitioning
- Scheduling

```

graph TD
    A([Specification model]) --> B[Architecture refinement]
    B --> C([Architecture model])
    C --> D[Communication refinement]
    D --> E([Communication model])
    E --> F[Cycle-accurate refinement]
    F --> G([Implementation model])
    
```

(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5 (c) 2006 R. Doemer 7

Allocation, Behavior Partitioning



The diagram shows a hierarchical structure of components. At the top is block B1. Below it is block v1. v1 is connected to B2 and B3. B2 and B3 are connected to block c2. PE1 is indicated by a red dashed oval around B1, v1, and B2. PE2 is indicated by a red dashed oval around v1, B3, and c2.

- Allocate PEs
- Partition behaviors
- Globalize communication

➤ Additional level of hierarchy to model PE structure

(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5 (c) 2006 R. Doemer 8



Communication Refinement

- Bus allocation / protocol selection
- Channel partitioning
- Protocol, transducer insertion
- Inlining

```

graph TD
    A([Specification model]) --> B[Architecture refinement]
    B --> C([Architecture model])
    C --> D[Communication refinement]
    D --> E([Communication model])
    E --> F[Cycle-accurate refinement]
    F --> G([Implementation model])
    
```

(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5 (c) 2006 R. Doemer 11



Bus Allocation / Channel Partitioning

- Allocate busses
- Partition channels
- Update communication

➤ Additional level of hierarchy to model bus structure


(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5 (c) 2006 R. Doemer 12



Communication Model

- Component & bus structure/architecture
 - Top level of hierarchy
- Bus-functional component models
 - Timing-accurate bus protocols
 - Behavioral component description
- Timed
 - Estimated component delays



(Source: A. Gerstlauer)


EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer

15

Cycle-accurate Refinement

- Clock-accurate implementation of PEs
 - Hardware synthesis
 - Software synthesis
 - Interface synthesis




(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer

16

Hardware Synthesis



- Schedule operations into clock cycles
 - Define clock boundaries in leaf behavior C code
 - Create FSMD model from scheduled C code


(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer

17

Software Synthesis



- Implement behavior on processor instruction-set
 - Code generation
 - Compilation

(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer

18

Interface Synthesis

- Implement communication on components
 - Hardware bus interface logic
 - Software bus drivers

(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5 (c) 2006 R. Doemer 19

Implementation Model Example

Software processor **Custom hardware**


PE1 **PE2**

(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5 (c) 2006 R. Doemer 20

Implementation Model

- Cycle-accurate system description
 - RTL description of hardware
 - Behavioral/structural FSM/D view
 - Object code for processors
 - Instruction-set co-simulation
 - Clocked bus communication
 - Bus interface timing based on PE clock



(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer 21

System-on-Chip Design Methodology

- Four levels of abstraction
 - Specification model: untimed, functional
 - Architecture model: estimated, structural
 - Communication model: timed, bus-functional
 - Implementation model: cycle-accurate, RTL/IS
- Three refinement steps
 - Architecture refinement
 - Communication refinement
 - Cycle-accurate refinement
 - HW / SW / interface synthesis
- Well-defined, formal models & transformations
 - Automatic, gradual refinement
 - Executable models, test bench re-use
 - Simple verification

(Source: A. Gerstlauer)

EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer 22

Homework Assignment 2: Discussion

- Project
 - Elevator Control System (ECS)
 - Distributed embedded system
 - Set of communicating Elevator Control Units (ECU)
- Tasks for System Specification
 - Decompose ECS into multiple ECUs
 - Develop a specification model for each ECU
 - Validate each ECU model using simulation
 - Compose entire ECS using developed ECUs
 - Validate entire ECS
 - Then, refine and implement ECS...

EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer

23

Homework Assignment 2: Discussion

- Decomposition of ECS
 - Floor panel
 - panel at each floor and each shaft with up/down controls
 - Floor display
 - display of current floor and direction at each floor
 - Floor door
 - Control unit to open/close doors at each floor
 - Car panel
 - panel in each car with request controls
 - Car display
 - display of current floor and direction in each car
 - Car door
 - Control unit to open/close doors in each car
 - Main control unit
 - central control unit to control the entire ECS
 - Motor control unit
 - control unit for the motor atop each shaft

EECS298: SoC Description and Modeling, Lecture 5

(c) 2006 R. Doemer

24

Homework Assignment 2: Discussion

- Deliverables
 - Specification document for one ECU
 - Illustration figure
 - Schematic view of ECU SoC with ports
 - Brief (!) description of functionality (in English)
 - Executable specification model for one ECU embedded in proper test bench (using SpecC)
 - Successful simulation run
- Due
 - Week 5 (next week)