

EECS 298: System-on-Chip Description and Modeling Lecture 7

Rainer Dömer


doemer@uci.edu

The Henry Samueli School of Engineering
Electrical Engineering and Computer Science
University of California, Irvine

Lecture 7: Overview

- SoC Implementation Exploration
 - Refinement Decisions
 - RTL Modeling
- RTL Modeling in SpecC
 - **bit**, **bit4**
 - **signal**
 - **buffered**
 - **fsmd**
- Automatic Model Refinement
 - Example
- Homework Assignment: Discussion

SoC Design Methodology




EECS298: SoC Description and Modeling, Lecture 7

(c) 2006 R. Doemer

3

SoC Design Methodology



EECS298: SoC Description and Modeling, Lecture 7

(c) 2006 R. Doemer

4

SoC Implementation Exploration


- Software Refinement (for each SW PE)
 - C code generation
 - for selected target processor
 - for selected target RTOS
 - Compilation to Instruction Set
 - for Instruction Set Simulation (ISS)
 - Assembly
 - object code
 - Linking
 - binary image
 - Result:
 - Clock-cycle accurate SW model

SoC Implementation Exploration

- Hardware Refinement (for each HW PE)
 - Allocation of RTL components
 - Type and number of functional units
 - Type and number of storage units
 - Type and number of interconnecting busses
 - Scheduling
 - Representation of basic blocks as super-states
 - Scheduling of operations to clock cycles
 - Binding
 - Bind functional operations to functional units
 - Bind variables to storage units
 - Bind transfers to busses
 - Result:
 - Clock-cycle accurate HW model

SoC Implementation Exploration

- Hardware Refinement (for each HW PE)
 - FSMD Model: Finite State Machine with Data
 - Combined model for control and computation
 - Implementation: controller plus datapath




EECS298: SoC Description and Modeling, Lecture 7

(c) 2006 R. Doemer

7

SoC Implementation Exploration

- Hardware Refinement (for each HW PE)
 - Block diagram of generic RTL component (high level)



Source:
<http://www.eda.org/alc-cwg/cwg-open.pdf>


EECS298: SoC Description and Modeling, Lecture 7

(c) 2006 R. Doemer

8

SoC Implementation Exploration

- Hardware Refinement (for each HW PE)
 - Block diagram of generic RTL component (low level)



EECS298: SoC Description and Modeling, Lecture 7

(c) 2006 R. Doemer

9

SoC Implementation Exploration

- Hardware Refinement (for each HW PE)
 - State modeling: Accellera RTL Semantics Standard
 - Style 1: *unmapped*
 - $a = b * c;$
 - Style 2: *storage mapped*
 - $R1 = R1 * RF2[4];$
 - Style 3: *function mapped*
 - $R1 = ALU1(MULT, R1, RF2[4]);$
 - Style 4: *connection mapped*
 - $Bus1 = R1;$
 - $Bus2 = RF2[4];$
 - $Bus3 = ALU1(MULT, Bus1, Bus2);$
 - Style 5: *exposed control*
 - $ALU_CTRL = 011001b;$
 - $RF2_CTRL = 010b;$
 - ...

Source: <http://www.eda.org/alc-cwg/cwg-open.pdf>

EECS298: SoC Description and Modeling, Lecture 7

(c) 2006 R. Doemer

10

The SpecC Language

- RTL Modeling
 - Types specific to RTL
 - **bit[1:r]** two-value logic vector of arbitrary length
 - **bit4[1:r]** four-value logic vector of arbitrary length
 - Type modifiers specific to RTL
 - **buffered** Storage
 - **signal** Communication
 - Control flow specific to RTL
 - **fsmd** Explicit finite state machine with datapath

The SpecC Language

- Bit vector type: **bit**
 - signed or unsigned
 - arbitrary length
 - standard operators
 - logical operations
 - arithmetic operations
 - comparison operations
 - type conversion
 - type promotion
 - concatenation operator
 - **a @ b**
 - slice operator
 - **a[l:r]**

```

typedef bit[7:0] byte; // type definition
byte a;
unsigned bit[16] b;

bit[31:0] BitMagic(bit[4] c, bit[32] d)
{
    bit[31:0] r;

    a = 11001100b;           // constant
    b = 1111000011110000ub; // assignment

    b[7:0] = a;              // sliced access
    b = d[31:16];           

    if (b[15])                // single bit
        b[15] = 0b;            // access

    r = a @ d[11:0] @ c       // concatenation
    @ 11110000b;

    a = ~(a & 11110000);    // logical op.
    r += 42 + 3*a;           // arithmetic op.

    return r;
}

```

The SpecC Language

- Four-value bit vector type: **bit4**
 - 4-value logic
 - 1 (0q1) high
 - 0 (0q0) low
 - x (0qx) unknown
 - z (0qz) high impedance
 - signed or unsigned
 - arbitrary length
 - standard operators
 - same as for regular bit vectors
 - resolution function
 - type modifier **resolved**

```
bit4[31:0] BitMagic(bit4[4] a, bit4[32] b)
{
  resolved bit4[31:0] r;

  a = 0q11001100;
  b = 0q11110000zzzzxxxx;
  r = 0xq01XZ;

  return r;
}
```

The SpecC Language

- **buffered** type modifier
 - Representation of storage in RTL models
 - register
 - register file
 - memory
 - Update at notification of specified events
 - synchronized with explicit clock

```
event Clk1, Clk2;           // system clock
buffered[Clk1] bit[32] R1;   // register
buffered[Clk1] bit[32] R2;

buffered[CLK2] bit[16] RF[64]; // register file
buffered[CLK2] bit[ 8] M1[1024]; // memory

R1 = R2;       // swap contents of R1 and R2
R2 = R1;
wait CLK1;

RF[2] = RF[0] + RF[1];
...
wait CLK2;
```

The SpecC Language

- **signal** type modifier
 - Representation of wires and busses in RTL models
 - Semantics as in VHDL, Verilog

```
signal bit[31:0] addr; // address bus
signal bit[31:0] data; // data bus
buffered[CLK] M[1024];

wait addr;           // memory read access
data = M[addr];
...

wait addr && data;
M[addr] = data;      // memory write access
...
```
- Implemented as buffered variables with associated event

```
signal int x;    => buffered int x_v; event x_e;
x = 55;          => x_v = 55; notify x_e;
y = x + 2;        => y = x_v + 2;
wait x;          => wait x_e;
notify x;        => notify x_e;
```

The SpecC Language

- RTL control flow
 - **fsmd** construct
 - Similar to **fsm** construct, but specifically for RTL
 - Explicit states and state transitions
 - State actions represent well-defined register transfers
 - limited to conditional/unconditional assignments and function calls
 - general loops, exceptions, synchronization, timing are not allowed
 - Explicit clock specifier
 - event list (external clock)
 - time delay (internal clock)
 - Explicit sensitivity list
 - needed for Mealy machine support
 - Explicit reset state
 - synchronous reset
 - asynchronous reset

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            bit[32] a, b, c, d, e;       // local variables

            { Outport = 0;             // default
                Done = 0b;              // assignments
            }
            if (RST) { goto S0;         // reset actions
            }
            S0 : { if (Start) goto S1;
                     else goto S0;
            }
            S1 : { a = b + c;           // state actions
                     d = Inport * e;   // (register transfers)
                     Outport = a;
                     goto S2;
            }
            ...
        }
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 17

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            bit[32] a, b, c, d, e;       // local variables

            { Outport = 0;             // default
                Done = 0b;              // assignments
            }
            if (RST) { goto S0;         // reset actions
            }
            S0 : { if (Start) goto S1;
                     else goto S0;
            }
            S1 : { a = b + c;           // state actions
                     d = Inport * e;   // (register transfers)
                     Outport = a;
                     goto S2;
            }
            ...
        }
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 18

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK; Inport, Start)           // clock + sensitivity
        {
            bit[32] a, b, c, d, e;          // local variables

            { Outport = 0;                // default
              Done = 0b;                  // assignments
            }
            if (RST) { goto S0; }           // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                   }
            S1 : { a = b + c;             // state actions
                     d = Inport * e;      // (register transfers)
                     Outport = a;
                     goto S2;
                   }
            ...
        };
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 19

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK; RST)           // asynchronous reset
        {
            bit[32] a, b, c, d, e;          // local variables

            { Outport = 0;                // default
              Done = 0b;                  // assignments
            }
            if (RST) { goto S0; }           // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                   }
            S1 : { a = b + c;             // state actions
                     d = Inport * e;      // (register transfers)
                     Outport = a;
                     goto S2;
                   }
            ...
        };
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 20

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]   Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]   Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            bit[32] a, b, c, d, e;       // local variables

            { Outport = 0;             // default
                Done = 0b;              // assignments
            }

            if (RST) { goto S0; }       // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }
            S1 : { a = b + c;           // state actions
                    d = Inport * e;      // (register transfers)
                    Outport = a;
                    goto S2;
                 }
            ...
        };
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 21

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]   Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]   Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            bit[32] a, b, c, d, e;       // local variables

            { Outport = 0;             // default
                Done = 0b;              // assignments
            }

            if (RST) { goto S0; }       // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }
            S1 : { a = b + c;           // state actions
                    d = Inport * e;      // (register transfers)
                    Outport = a;
                    goto S2;
                 }
            ...
        };
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 22

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]   Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]   Done)        //
{ void main(void)
{
    fsmd(CLK)                  // clock + sensitivity
    {
        bit[32] a, b, c, d, e;   // local variables

        { Outport = 0;           // default
          Done = 0b;             // assignments
        }
        if (RST) { goto S0; }    // reset actions
        S0 : { if (Start) goto S1;
                else goto S0;
              }
        S1 : { a = b + c;         // state actions
                d = Inport * e;   // (register transfers)
                Outport = a;
                goto S2;
              }
        ...
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 23

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]   Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]   Done)        //
{ void main(void)
{
    fsmd(CLK)                  // clock + sensitivity
    {
        bit[32] a, b, c, d, e;   // unmapped variables

        { Outport = 0;           // default
          Done = 0b;             // assignments
        }
        if (RST) { goto S0; }    // reset actions
        S0 : { if (Start) goto S1;
                else goto S0;
              }
        S1 : { a = b + c;         // Accellera style 1
                d = Inport * e;   // (unmapped)
                Outport = a;
                goto S2;
              }
        ...
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 24

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]   Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]   Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            buffered[CLK] bit[32] RF[4]; // register file

            { Outport = 0;           // default
                Done = 0b;           // assignments
            }
            if (RST) { goto S0; }     // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }

            S1 : { RF[0]=RF[1]+RF[2]; // Accellera style 2
                    RF[3]=Inport*RF[4];// (storage mapped)
                    Outport = RF[0];
                    goto S2;
                 }
            ...
        };
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 25

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]   Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]   Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            buffered[CLK] bit[32] RF[4]; // register file

            { Outport = 0;           // default
                Done = 0b;           // assignments
            }
            if (RST) { goto S0; }     // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }

            S1 : { RF[0] = ADD0(RF[1],RF[2]); // Accellera style 3
                    RF[3] = MUL0(Inport,RF[4]);
                    Outport = RF[0];
                    goto S2;
                 }
            ...
        };
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 26

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)        //
{ void main(void)
{
    fsmd(CLK)                      // clock + sensitivity
    {
        buffered[CLK] bit[32] RFI[4]; // register file
        bit[32] BUS0, BUS1, BUS2;    // busses
        { Outport = 0;             // default
            Done = 0b;             // assignments
        }
        if (RST) { goto S0;         // reset actions
        }
        S0 : { if (Start) goto S1;
                else goto S0;
        }
        S1 : { BUS0 = RFI[1];      // Accellera style 4
                BUS1 = RFI[2];      // (connection mapped)
                BUS3 = ADD0(BUS0,BUS1);
                RF[0]= BUS3;
                ...
                goto S2;
        }
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 27

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)        //
{ void main(void)
{
    fsmd(CLK)                      // clock + sensitivity
    {
        signal bit[5:0] RF_CTRL;     // control wires
        signal bit[1:0] ADD0_CTRL, MUL0_CTRL;
        { Outport = 0;             // default
            Done = 0b;             // assignments
        }
        if (RST) { goto S0;         // reset actions
        }
        S0 : { if (Start) goto S1;
                else goto S0;
        }
        S1 : { RF_CTRL = 011000b; // Accellera style 5
                ADD0_CTRL = 01b;   // (exposed control)
                MUL0_CTRL = 11b;
                ...
                goto S2;
        }
    }
}

```

EECS298: SoC Description and Modeling, Lecture 7 (c) 2006 R. Doemer 28

Automatic Model Refinement

- Example:
 - System-on-Chip Environment (SCE)
 - GSM Vocoder design
- Online demonstration ...

Homework Assignment 2: Discussion

- Project
 - Elevator Control System (ECS)
 - Distributed embedded system
 - Set of communicating Elevator Control Units (ECU)
- Tasks for System Specification
 - Decompose ECS into multiple ECUs
 - Develop a specification model for each ECU
 - Validate each ECU model using simulation
 - Compose entire ECS using developed ECUs
 - Validate entire ECS
 - Then, refine and implement ECS...

Homework Assignment 2: Discussion

- Decomposition of ECS
 - Floor panel
 - panel at each floor and each shaft with up/down controls
 - Floor display
 - display of current floor and direction at each floor
 - Floor door
 - Control unit to open/close doors at each floor
 - Car panel
 - panel in each car with request controls
 - Car display
 - display of current floor and direction in each car
 - Car door
 - Control unit to open/close doors in each car
 - Main control unit
 - central control unit to control the entire ECS
 - Motor control unit
 - control unit for the motor atop each shaft

Homework Assignment 2: Discussion

- Deliverables
 - Specification document for one ECU
 - Illustration figure
 - Schematic view of ECU SoC with ports
 - Brief (!) description of functionality (in English)
 - Executable specification model for one ECU embedded in proper test bench (using SpecC)
 - Successful simulation run
- Due
 - Week 5 (next week)