

# System Level Design of JPEG Encoder

Samar Abdi

Center for Embedded Computer Systems  
University of California, Irvine

<http://www.cecs.uci.edu>

Copyright ©2008, CECS



1 1

## System Level Design Methodology

Design decisions




Model refinement



Replacement or re-composition

System specification model



Cycle accurate implementation model







FPGA board

Copyright ©2008, CECS




2





## Results: System Level Simulation




- Native system level simulation is FAST
  - <1 sec for all designs at system level
  - >3 min. for Xilinx Virtual Platform (XVP) simulation for 1 core
  - >16 hrs for RTL simulation
- System level models support EARLY optimization
  - System level models are smaller, abstract and easy to debug
  - System level model compilation in <10 sec.
  - ~ days for RTL coding, >2 hours of FPGA synthesis

Copyright ©2008, CECS



7 7

## Results: Multi-core performance



- Increasing #cores gives performance improvement
  - Application is pipelined
  - Stages are executed concurrently on independent PEs
  - But communication overhead can be a factor
- Communication design
  - More stages → More concurrent communication
  - Shared bus has huge overhead for arbitration
  - Use multiple buses, P2P serial links

Copyright ©2008, CECS



8 8