





Abstract Models	Model Aspect	SpecC	SvstemC
Specification Model	functional block	behavior	module
	schedule	event, definition (par,)	
	data transfer	variable	signal
IP-assembly model	structure blocks	behavior	module
	functional blocks	behavior	process
	schedule inside PEs	event, definition (par,)	event, signal
	schedule between PEs	channel	channel
	data transfer inside PEs	variable	signal
	data transfer between PEs	channel	channnel
Implementation Model	fsm	fsmd	switch(SC_THREAD), SC_CTHREAD
	function units	function/behavior	function/module
	storage variable	buffered signal	signal
	Bus	bit	bit
	control signal	signal	signal

Design Steps	Sub-steps	SpecC	SystemC
Architectureexploration	Computation profiling	Easy	Hard: Tedious, C++ lib burde
	Execting sequence scheduling	Easy:explicit	Hard: implicit
Architecture refinement	Allocation and partitioning	Hard: Reschedule required	Easy
	Variable mapping	Easy	Medium: data transfer and schedule separation
	scheduling	Easy: Explicit	Hard: Implicit
	Behavior/module flattening	Easy	Easy (removal of modules in PEs)
Transaction exploration	Transaction profiling	Easy	Hard
	Channel topology modeling	Easy	Easy
Transaction refinement	Channel grouping	Easy	Easy
	Transaction protocol insertion	Easy	Easy
Communication exploration	Exact protocol selection	Easy	Easy
	Channel inlining decisions	Easy	Easy
Communication refinemen	Bus functional protocol insertior	Easy	Easy
	Channel inlining	Easy	Easy
Implementation exploration		N/R	N/R
Implementation refinement	Process/module merging	Easy	Medium: Conversion of signation to variable



