EECS 222A: System-on-Chip Description and Modeling Lecture 5

Rainer Dömer

doemer@uci.edu

The Henry Samueli School of Engineering Electrical Engineering and Computer Science University of California, Irvine

Lecture 4: Overview


- · System-on-Chip Specification
 - Essential issues
 - Top-down SoC design flow
 - Specification Model
 - Specification Modeling Guidelines
- Current Research
 - Computer-Aided Recoding
- Project Discussion
 - Digital Camera Example
 - JPEG Application
 - Assignment 2
 - Assignment 3


EECS222A: SoC Description and Modeling, Lecture 5


(c) 2009 R. Doemer


(c) 2009 R. Doemer

1









Specification Modeling Guidelines

- Specification Model = "Golden" Reference Model
 - first functional model in the top-down design flow
 - all other models will be derived from and compared to this one
- High abstraction level
 - no implementation details
 - unrestricted exploration of design space
- · Purely functional
 - fully executable for functional validation
 - no structural information
- No timing
 - exception: timing constraints
- Separation of communication and computation
 - channels and behaviors

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer

7

Specification Modeling Guidelines

Computation: in Behaviors

Granularity: Leaf behaviors = smallest indivisible units

Hierarchy: Explicit execution order

Sequential, concurrent, pipelined, or FSM

Encapsulation: Localized variables, explicit port mappings

Concurrency: Potential parallelism explicitly specified

Time: Untimed (partial order only)

Communication: in Channels

Communication: Standard channel librarySynchronization: Standard channel library

Dependencies: Data flow explicit in connectivity

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer

Specification Modeling Guidelines

- Example: Guidelines for SoC Environment (SCE)
 - Clean behavioral hierarchy
 - hierarchical behaviors: no code other than par, pipe, seq, fsm, and try-trap statements
 - leaf behaviors:
 Pure ANSI-C code (no SpecC constructs)
 - Clean communication
 - · point-to-point communication via standard channels
 - · ports of plain type or interface type, no pointers!
 - · port maps to local variables or ports only
- · Detailed rules for SoC Environment
 - CECS Technical Report:
 - "SCE Specification Model Reference Manual"
 - by A. Gerstlauer, R. Dömer, et al.
 - \$SPECC/doc/SpecRM.pdf

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer

9

Specification Modeling Guidelines

- Converting C reference code to SpecC
 - Major functions become behaviors
 - Function call tree becomes behavioral hierarchy
 - · Function call becomes behavior instance call
 - · Sequential statements become leaf behaviors
 - · Control flow becomes FSM
 - Conditional statements, if, if-else, switch
 - Loops, while, for, do
 - Explicitly specify potential parallelism!
 - Explicitly specify communication!
 - · Use standard channels, avoid shared variables
 - · No global variables
 - · Only local variables in behaviors and functions/methods
 - Data types
 - · Avoid dynamic memory allocation
 - Avoid pointers (arrays are preferred)
 - Use explicit SpecC data types if suitable (e.g. bit vectors)

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer

10



- Specification Model Generation
 - It is desirable to automatically generate a Specification Model!
- Key Concepts needed for System Modeling
 - Explicit Structure
 - · Block diagram structure
 - · Connectivity through ports
 - Explicit Hierarchy
 - · System composed of components
 - Explicit Concurrency
 - · Potential for parallel execution
 - · Potential for pipelined execution
 - Explicit Communication and Computation
 - · Channels and Interfaces
 - · Behaviors / Modules

EECS222A: SoC Description and Modeling, Lecture 5


System Model

(c) 2009 R. Doemer




- Existing System Design Flow
 - Input: System model
 - Output: MPSoC platform
- **Actual Starting Point**
 - C reference code
 - Flat, unstructured, sequential
 - Insufficient for system exploration
- Need: System Model
 - System-Level Description Language (SLDL)
 - Well-structured
 - · Explicit computation, explicit communication
 - · Potential parallelism explicitly exposed
 - Analyzable, synthesizable, verifiable
- Research: Automatic Re-Coding
 - How to get from flat and sequential C code to a flexible and parallel system model?


EECS222A: SoC Description and Modeling, Lecture 5





(c) 2009 R. Doemer


6






























Recoding: References


- [ASPDAC'07] P. Chandraiah, J. Peng, R. Dömer, "Creating Explicit Communication in SoC Models Using Interactive Re-Coding", Proceedings of the Asia and South Pacific Design Automation Conference 2007, Yokohama, Japan, January 2007.
- [IESS'07] P. Chandraiah, R. Dömer, "An Interactive Model Re-Coder for Efficient Soc Specification", Proceedings of the International Embedded Systems Symposium, "Embedded System Design: Topics, Techniques and Trends" (ed. A. Rettberg, M. Zanella, R. Dömer, A. Gerstlauer, F. Rammig), Springer, Irvine, California, May 2007.
- [DAC'07] P. Chandraiah, R. Dömer, "Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification", Proceedings of the Design Automation Conference 2007, San Diego, California, June 2007.
- [ISSS+CODES'07] P. Chandraiah, R. Dömer, "Pointer Re-coding for Creating Definitive MPSoC Models", Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, Salzburg, Austria, September 2007.
- [ASPDAC'08] P. Chandraiah, R. Dömer, "Automatic Re-coding of Reference Code into Structured and Analyzable SoC Models", Proceedings of the Asia and South Pacific Design Automation Conference 2008, Seoul, Korea, January 2008.
- [TCAD'08] P. Chandraiah, R. Dömer, "Code and Data Structure Partitioning for Parallel and Flexible MPSoC Specification Using Designer-Controlled Re-Coding", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems vol. 27, no. 6, pp. 1078-1090, June 2008.
- [DATE'09] R. Leupers, A. Vajda, M. Bekooij, S. Ha, R. Dömer, A. Nohl, "Programming MPSoC Platforms: Road Works Ahead!", Proceedings of Design Automation and Test in Europe, Nice, France, April 2009.

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer

24





Project Discussion

- Digital Camera Example
 - Image Compression
 - JPEG (Joint Photographic Experts Group)
 - Popular standard format for representing digital images in a compressed form
 - Provides for a number of different modes of operation
 - Mode used in this chapter provides high compression ratios using DCT (discrete cosine transform)
 - · Image data divided into blocks of 8 x 8 pixels
 - 3 steps performed on each block
 - DCT
 - Quantization
 - Huffman encoding

Source: T. Givargis, F. Vahid. "Embedded System Design", Wiley 2002.

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer

27

Project Discussion

- Digital Camera Example
 - Discrete Cosine Transform (DCT)
 - Transforms original 8 x 8 block into a cosine-frequency domain
 - Upper-left corner values represent low frequency components
 - Essence of image
 - · Lower-right corner values represent finer details
 - Can reduce precision of these values and retain reasonable image quality
 - FDCT (Forward DCT) formula
 - C(h) = if (h == 0) then 1/sqrt(2) else 1.0
 - Auxiliary function used in main function F(u,v)
 - $F(u,v) = \frac{1}{4} \times C(u) \times C(v) \sum_{x=0..7} \sum_{y=0..7} D_{xy} \times \cos(\pi(2u+1)u/16) \times \cos(\pi(2y+1)v/16)$
 - Gives encoded pixel at row u, column v
 - D_{xy} is original pixel value at row x, column y
 - IDCT (Inverse DCT)
 - Reverses process to obtain original block (not needed for this design)

Source: T. Givargis, F. Vahid. "Embedded System Design", Wiley 2002.

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer


28

Project Discussion

- Digital Camera Example
 - Quantization
 - Achieve high compression ratio by reducing image quality
 - · Reduce bit precision of encoded data
 - Fewer bits needed for encoding
 - One way is to divide all values by a factor of 2
 - » Simple right shifts can do this
 - · Dequantization would reverse process for decompression

1150	39	-43	-10	26	-83	11	41	
-81	-3	115	-73	-6	-2	22	-5	
14	-11	1	-42	26	-3	17	-38	
2	-61	-13	-12	36	-23	-18	5	
44	13	37	-4	10	-21	7	-8	
36	-11	-9	-4	20	-28	-21	14	
-19	-7	21	-6	3	3	12	-21	
-5	-13	-11	-17	-4	-1	7	4	
After DCT								

Divide each cell's value by 8



After quantization

Source: T. Givargis, F. Vahid. "Embedded System Design", Wiley 2002.


EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer

29

Project Discussion

- Digital Camera Example
 - Huffman Encoding
 - Serialize 8 x 8 block of pixels
 - · Values are converted into single list using zigzag pattern




- Perform Huffman encoding
 - · More frequently occurring pixels assigned short binary code
 - · Longer binary codes left for less frequently occurring pixels
- Each pixel in serial list converted to Huffman encoded values
 - · Much shorter list, thus compression


Source: T. Givargis, F. Vahid. "Embedded System Design", Wiley 2002.

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer


30





Homework Assignment 3

- Task
 - Convert JPEG Encoder Application to a proper SpecC Specification Model



- Deliverables
 - Email to doemer@uci.edu with subject "EECS222A Assignment 3"
 - · Brief status description (in body of your email)
 - Source code jpegencoder.tar.gz (attachment)
- Due
 - Next week: October 30, 2009, 12pm (noon)

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer

33

Homework Assignment 3

- Hint:
 - Use the sir tree tool to validate your hierarchy
 - The final model should look like this:

```
doemer@epsilon.eecs.uci.edu:3 > sir_tree -blt digicam.sir
B i o behavior Main
Bio
      |---- JpegEncoder jpeg
Bis | |---- Dct dct
Bil |
                   |---- Bound bound
Bil |
                    |---- ChenDct chendct
                    \----- Preshift preshift
              |---- Huff huff
Bil
                     |---- Huffencode huffencode
                     \---- Zigzag zigzag
Bil |
             |---- Quantize quantize
Bil
             \---- ReadBlock readblock
           -- Monitor monitor
Bil
      |---- Stimulus stimulus
Cil
          --- c_queue data
       \---- c handshake start
```

EECS222A: SoC Description and Modeling, Lecture 5

(c) 2009 R. Doemer

34