

EECS 222A: System-on-Chip Description and Modeling Lecture 6



Rainer Dömer

doemer@uci.edu

The Henry Samueli School of Engineering
Electrical Engineering and Computer Science
University of California, Irvine

Lecture 6: Overview

- System-on-Chip Design Flow
 - Top-down design methodology
 - Refinement-based design flow
 - Architecture and Scheduling
 - Communication
 - Implementation
 - Hardware synthesis
 - Software generation
- System-on-Chip Environment (SCE)
 - Interactive Demonstration
 - Design Example: GSM Vocoder
- Homework Assignment 3
 - Discussion, Q&A
- Homework Assignment 4



SCE Design Methodology

- Four levels of abstraction
 - Specification model: untimed, functional
 - Architecture model: estimated, structural
 - Communication model: timed, bus-functional
 - Implementation model: cycle-accurate, RTL/IS
- Five data bases
 - Algorithms for specification
 - Components for architecture
 - Busses for communication
 - RTOS for SW
 - RTL components for HW
- Three refinement steps
 - Architecture refinement (Specification -> Architecture)
 - Communication refinement (Architecture -> Communication)
 - Cycle-accurate refinement (Communication -> RTL/IS)
 - HW / SW / interface synthesis

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2009 R. Doemer

5

Refinement-based System Design Flow

- Step 1: Architecture Refinement
 - Allocation of Processing Elements (PE)
 - Type and number of processors
 - Type and number of custom hardware blocks
 - Type and number of system memories
 - Mapping to PEs
 - Map each behavior to a PE
 - Map each channel to a PE
 - Map each variable to a PE
 - Result:
System architecture of concurrent PEs
with abstract communication in channels

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2009 R. Doemer

6

Refinement-based System Design Flow

- **Step 2: Scheduling Refinement**
 - For each PE, serialize the execution of behaviors to a single thread of control
 - **Option (a): Static scheduling**
 - For each set of concurrent behaviors, determine fixed order of execution
 - **Option (b): Dynamic scheduling by RTOS**
 - Choose scheduling policy, i.e. Round-robin or priority-based
 - For each set of concurrent behaviors, determine scheduling priority
 - **Result:**
System model with abstract RTOS scheduler inserted in each PE

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2009 R. Doemer

7

Refinement-based System Design Flow

- **Step 3: Communication Refinement**
 - **Allocation of system busses**
 - Type and number of system busses
 - Type of bus protocol for each bus (if applicable)
 - Number of transducers (if applicable)
 - System connectivity
 - **Mapping of channels to busses**
 - Map each communication channel to a system bus (or multiple busses, if applicable)
 - **Result:**
Bus-functional model of the system

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2009 R. Doemer

8

Refinement-based System Design Flow

- Step 4: Hardware Refinement (for HW PE)
 - Allocation of Register Transfer Level (RTL) components
 - Type and number of functional units (e.g. adder, multiplier, ALU)
 - Type and number of storage units (e.g. registers, register files)
 - Type and number of interconnecting busses (drivers, multiplexers)
 - Scheduling
 - Basic blocks assigned to super-states
 - Individual operations assigned to states (clock cycles)
 - Binding
 - Bind functional operations to functional units
 - Bind variables to storage units
 - Bind assignments/transfers to busses
 - Result:
Clock-cycle accurate model of each HW PE
 - Output: Synthesizable Verilog description

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2009 R. Doemer

9

Refinement-based System Design Flow

- Step 5: Software Refinement (for SW PE)
 - C code generation
 - For selected target processor
 - RTOS targeting
 - For selected target RTOS
 - Compilation to Instruction Set Architecture
 - for Instruction Set Simulation (ISS)
 - Assembly
 - Result:
Clock-cycle accurate model of each SW PE
 - Output: downloadable binary image

EECS222A: SoC Description and Modeling, Lecture 6


(c) 2009 R. Doemer



10



System-on-Chip Environment (SCE)

- Integrated Development Environment (IDE) with support of:
 - Graphical frontend (*sce*, *scchart*)
 - SLDL-aware editor (*sced*)
 - Compiler and simulator (*scc*)
 - Profiling and analysis (*scprof*)
 - Architecture refinement (*scar*)
 - RTOS refinement (*scos*)
 - Communication refinement (*sccr*)
 - RTL refinement (*scrtl*)
 - Software refinement (*sc2c*)
 - Scripting interface (*scsh*)
 - Tools and utilities ...

EECS222A: SoC Description and Modeling, Lecture 6 (c) 2009 R. Doemer 11







SCE Main Window

The screenshot shows the SCE Main Window with a project hierarchy on the left and a component table on the right. The hierarchy includes components like `pre_process`, `coder_12k2`, `open_loop`, and `subframes`. The component table lists various components and their properties:

Name	Type	N	Computation [cycles]	Da	lit
Open_Loop		163	267413		
syn_filter	Syn_Filt	3912	5226		
residual	Residu	1956	5777		
ol_lag_estimate	OL_Lag_Est	163	222092		
for_init	Open_Loop_Init	163	0		
for_end	Open_Loop_End	652	81		
for_body2	Open_Loop_Body2	652	244		
for_body1	Open_Loop_Body1	652	1		
wp_spl	short int [40]				
p_speech	short int *				
mem_w	short int [10]				
i	int				
A_U	short int [11]				
sp2	short int [11]				
sp1	short int [11]				
wsp	inout short int *				
txdtx_ctrl	in unsioned bit[5:0]				

EECS222A: SoC Description and Modeling, Lecture 6

Copyright © 2003 CECS

17

SCE Source Editor

The screenshot shows the SCE Source Editor with a C code snippet for a behavior component:

```

behavior Coder_12k2_Ses1 {
    in Word16 speech_proc[L_FRAME],
    Word16 old_speech[L_TOTAL],
    Word16 *speech,
    out Word16 *p_window,
    Word16 old_wsp[L_FRAME + PIT_MKX],
    out Word16 *wsp,
    Word16 old_exc[L_FRAME + PIT_MKX + L_INTERPOL],
    out Word16 *exc,
    out Flag ptch,
    out Bitctrl txdtx_ctrl,
    in Flag reset_flag
}


implements Ireset
{
void init(void)
{
    /*----- Initialize pointers to speech vector. -----*/
    speech = old_speech + L_TOTAL - L_FRAME; /* New speech */
    p_window = old_speech + L_TOTAL - L_WINDOW; /* For LPC window */
    /* Initialize pointers */
    wsp = old_wsp + PIT_MKX;
    exc = old_exc + PIT_MKX + L_INTERPOL;
    /* vectors to zero */
    Set_zero (old_speech, L_TOTAL);
    Set_zero (old_exc, PIT_MKX + L_INTERPOL);
    Set_zero (old_wsp, PIT_MKX);
    txdtx_ctrl = TX_SF_FLAG | TX_VWD_FLAG;
    ptch = 1;
}
}
    
```

EECS222A: SoC Description and Modeling, Lecture 6

Copyright © 2003 CECS

18

SCE Hierarchy Displays



EECS222A: SoC Description and Modeling, Lecture 6

Copyright © 2003 CECS

19

SCE Compiler and Simulator

```

Name
-----
Main
├── coder
│   ├── pre_process
│   ├── coder_12k2
│   ├── seg1
│   ├── analysis
│   ├── open_loop
│   ├── subframes
│   ├── for_init
│   ├── for_body1
│   ├── for_body2
│   ├── codebook
│   └── update
└── dsp_sinc

VocoderSpec
-----
European digital cellular telecommunications system
12200 bits/s speech codec for
enhanced full rate speech traffic channels
Bit-Exact SpecC Simulation Code - encoder
Version 1.0
March 15, 1993

DTX: disabled
Input speech file: speechFiles/spch_unw.inp
Output bitstream file: modtx.bit


Frame= 1 encoding delay = 0,00 ms
Frame= 2 encoding delay = 0,00 ms
Frame= 3 encoding delay = 0,00 ms
Frame= 4 encoding delay = 0,00 ms
Frame= 5 encoding delay = 0,00 ms
Frame= 6 encoding delay = 0,00 ms
Frame= 7 encoding delay = 0,00 ms
Frame= 8 encoding delay = 0,00 ms
Frame= 9 encoding delay = 0,00 ms
Frame= 10 encoding delay = 0,00 ms
Frame= 11 encoding delay = 0,00 ms
Frame= 12 encoding delay = 0,00 ms
Frame= 13 encoding delay = 0,00 ms
Frame= 14 encoding delay = 0,00 ms
Frame= 15 encoding delay = 0,00 ms
Frame= 16 encoding delay = 0,00 ms
Frame= 17 encoding delay = 0,00 ms
Frame= 18 encoding delay = 0,00 ms
Frame= 19 encoding delay = 0,00 ms
Frame= 20 encoding delay = 0,00 ms
Frame= 21 encoding delay = 0,00 ms
Frame= 22 encoding delay = 0,00 ms
Frame= 23 encoding delay = 0,00 ms
Frame= 24 encoding delay = 0,00 ms
Frame= 25 encoding delay = 0,00 ms
Frame= 26 encoding delay = 0,00 ms
Frame= 27 encoding delay = 0,00 ms
    
```

EECS222A: SoC Description and Modeling, Lecture 6

Copyright © 2003 CECS

20

SCE Profiling and Analysis



EECS222A: SoC Description and Modeling, Lecture 6

Copyright © 2003 CECS

21



SCE Application Design Example

- GSM Vocoder
 - Enhanced full-rate voice codec
 - GSM standard for mobile telephony (GSM 06.10)
 - Lossy voice encoding/decoding
 - Incoming speech samples @ 104 kbit/s
 - Encoded bit stream @ 12.2 kbit/s
 - Frames of $4 \times 40 = 160$ samples ($4 \times 5\text{ms} = 20\text{ms}$ of speech)
 - Real-time constraint:
 - max. 20ms per speech frame
(max. total of 3.26s for sample speech file)
 - SpecC specification model
 - 29 hierarchical behaviors (9 par, 10 seq, 10 fsm)
 - 73 leaf behaviors
 - 9139 formatted lines of SpecC code
(~13000 lines of original C code, including comments)

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2009 R. Doemer

22



Project Discussion

- Digital Camera Example
 - Component Model

EECS222A: SoC Description and Modeling, Lecture 6 (c) 2009 R. Doemer 25

Homework Assignment 3

- Task
 - Convert JPEG Encoder Application to a proper SpecC Specification Model

- Deliverables
 - Email to doemer@uci.edu with subject "EECS222A Assignment 3"
 - Brief status description (in body of your email)
 - Source code `jpegencoder.tar.gz` (attachment)
- Due
 - Next week: October 30, 2009, 12pm (noon)

EECS222A: SoC Description and Modeling, Lecture 6 (c) 2009 R. Doemer 26

Homework Assignment 3

- Hint:
 - Use the `sir_tree` tool to validate your hierarchy
 - The final model should look like this:

```
doemer@epsilon.eecs.uci.edu:3 > sir_tree -blt digicam.sir
B i o  behavior Main
B i o  |----- JpegEncoder jpeg
B i s  |         |----- Dct dct
B i l  |         |         |----- Bound bound
B i l  |         |         |----- ChenDct chendct
B i l  |         |         \----- Preshift preshift
B i s  |         |----- Huff huff
B i l  |         |         |----- Huffencode huffencode
B i l  |         |         \----- Zigzag zigzag
B i l  |         |----- Quantize quantize
B i l  |         \----- ReadBlock readblock
B i l  |----- Monitor monitor
B i l  |----- Stimulus stimulus
C i l  |----- c_queue data
C i l  \----- c_handshake start
```

Assignment 4

1. Become familiar with the System-on-Chip Environment (SCE)
 - Setup
 - Note that we will use the 2003 version of SCE for the tutorial:
 - `source /opt/sce-20030530/bin/setup.csh`
 - `rm -rf ~/.sce`
 - `mkdir demo`
 - `cd demo`
 - `setup_demo`
 - Open the SCE Tutorial document
 - `acoread SCE_Tutorial/sce-tutorial.pdf &`
 - Please *do not print* the tutorial, it contains 250 pages!
 - Follow the SCE Tutorial instructions until the architecture model is successfully created (page 94)
 - `sce &`
 - Cleanup
 - When done (or to start over), clean up your demo directory
 - `cd ..`
 - `rm -rf demo`

Assignment 4

2. Simulate your digital camera model in SCE
 - Setup
 - Note that we will use the 2008 version of SCE for the JPEG Encoder:
 - `source /opt/sce-20080601/bin/setup.csh`
 - `rm -rf ~/.sce`
 - `cd jpegencoder2`
 - `sce`
 - Create a new project in SCE
 - **Project->New**
 - **Project->Settings**
 - Set verbosity and warning levels to 2
 - Adjust any other options the compiler may need to compile your model
 - **Project->SaveAs "digicam.sce"**
 - Load your design model into SCE
 - **File->Import "digicam.sc"**
 - **Project->AddDesign**
 - Right-click on `digicam.sir` in the project window, and **Rename** the model to `DigicamSpec`
 - Compile and simulate your model in SCE
 - **Validation->Compile**
 - **Validation->Simulate**

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2009 R. Doemer

29

Assignment 4

3. Analyze your digital camera model in SCE
 - Setup
 - ...continued from step 2 (previous page)
 - View the structural hierarchy chart
 - Select the **Main** behavior in the behavior browser
 - Right-click ->**Chart**
 - Double-click the chart to add further levels of hierarchy
 - Turn on connectivity **View->Connectivity**
 - **Window->Print...** to file `"digicam.ps"`
 - In your shell window, convert the PostScript file to PDF:
`ps2pdf digicam.ps`
 - Check the PDF file: `acroread digicam.pdf`
 - Deliverables
 - Hierarchy chart
 - `"digicam.pdf"`
 - Due
 - by Friday, Nov 6, 2009, at noon
 - by email to `doemer@uci.edu` with subject "EECS222C HW4"

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2009 R. Doemer

30