

# **Embedded System Design: Modeling**

**Andreas Gerstlauer**

**Center for Embedded Computer Systems**

**University of California, Irvine**

**[http://www.cecs.uci.edu/pub\\_slides](http://www.cecs.uci.edu/pub_slides)**

ASPDAC'07 Tutorial



## **Outline**

- Requirements
- Modeling
  - Introduction
  - Languages and models
  - System modeling semantics
  - Automatic model generation
- Design example
- Tools
- Summary and conclusions
- Verification and synthesis
- Summary, conclusions and outlook

ASPDAC'07 Tutorial


Copyright ©2007, CECS

2



## Example: MP3 Decoder

- Functional block diagram (major blocks only)



- Timing constraints

- 38 frames per second
- Frame delay < 26.12ms

ASPDAC'07 Tutorial


Copyright ©2007, CECS



3

## System Definition

- Components allocated from database
- Hierarchical processes inside PEs
  - Parallel, sequential, leaf (C code)
- Channels and variables between PEs
- Bridge used to interface two busses





ASPDAC'07 Tutorial

Copyright ©2007, CECS




4



## Computation Analysis

- View computation time of processes
  - FilterCore is the most computation-intensive



- Look for parallelism in process hierarchy
  - FilterCore processes are running in parallel  
→ Use two identical custom HWs

ASPDAC'07 Tutorial


Copyright ©2007, CECS



7

## System Modifications

- Add two more PEs: HW1 and HW2
- Connect HW1 and HW2 to the mainBus
- Move processes from ARM to HWs
  - Channels are automatically inserted





ASPDAC'07 Tutorial

Copyright ©2007, CECS




8




## Communication Analysis

- Bus utilization graph



- Bus contention graph



ASPDAC'07 Tutorial


Copyright ©2007, CECS



11

## More System Modifications

- Make two ports in HW1, HW2
- Connect HWs directly to the DHS bus
- Remove the bridge



ASPDAC'07 Tutorial

Copyright ©2007, CECS



12

