# EECS 222A: System-on-Chip Description and Modeling Lecture 6

#### Rainer Dömer

doemer@uci.edu

The Henry Samueli School of Engineering Electrical Engineering and Computer Science University of California, Irvine


#### Lecture 6: Overview


- System-on-Chip Design Flow
  - Top-down design methodology
  - Refinement-based design flow
    - · Specify, Explore, Refine
- System-on-Chip Environment (SCE)
  - Interactive Demonstration
  - Design Example: GSM Vocoder
- Project Discussion
  - Assignment 3
  - Intermediate Steps
  - Assignment 4

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

2





### Refinement-based System Design Flow

- · Refinement steps
  - Architecture refinement (Specification -> Architecture)
  - Communication refinement (Architecture -> Communication)
  - Cycle-accurate refinement (Communication -> RTL/IS)
    - HW / SW / interface synthesis
- Levels of abstraction
  - Specification model: untimed, functional
     Architecture model: estimated, structural
     Communication model: timed, bus-functional
     Implementation model: cycle-accurate, RTL/IS
- · Component data bases
  - Algorithms for specification
  - Components for architecture
  - Busses for communication
  - RTOS for SW
  - RTL components for HW

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

5

#### Refinement-based System Design Flow

- Step 1: Architecture Refinement
  - Allocation of Processing Elements (PE)
    - Type and number of processors
    - Type and number of custom hardware blocks
    - · Type and number of system memories
  - Mapping to PEs
    - Map each behavior to a PE
    - · Map each channel to a PE
    - Map each variable to a PE
  - Result:

System architecture of concurrent PEs with abstract communication via channels

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

6

#### Refinement-based System Design Flow

- Step 2: Scheduling Refinement
  - For each PE, serialize the execution of behaviors to a single thread of control
  - Option (a): Static scheduling
    - For each set of concurrent behaviors, determine fixed order of execution
  - Option (b): Dynamic scheduling by RTOS
    - Choose scheduling policy, e.g. round-robin or priority-based
    - For each set of concurrent behaviors, determine scheduling priority
  - Result:
     System model with abstract scheduler inserted in each PE

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

7

#### Refinement-based System Design Flow

- Step 3: Network / Communication Refinement
  - Allocation of system busses
    - Type and number of system busses
    - Type of bus protocol for each bus (if applicable)
    - Number of transducers (if applicable)
    - · System connectivity
  - Mapping of channels to busses
    - Map each communication channel to a system bus (or multiple busses, if applicable)
  - Result:

Transaction-Level Model (TLM), or Bus-Functional Model (BFM)

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

8

#### Refinement-based System Design Flow

- Step 4: Hardware Refinement (for HW PE)
  - Allocation of Register Transfer Level (RTL) components
    - Type and number of functional units (e.g. adder, multiplier, ALU)
    - Type and number of storage units (e.g. registers, register files)
    - Type and number of interconnecting busses (drivers, multiplexers)
  - Scheduling
    - Basic blocks assigned to super-states
    - Individual operations assigned to states (clock cycles)
  - Binding
    - Bind functional operations to functional units
    - · Bind variables to storage units
    - · Bind assignments/transfers to busses
  - Result:
    - Clock-cycle accurate model of each HW PE
  - Output: Synthesizable Verilog description

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

9

#### Refinement-based System Design Flow

- Step 5: Software Refinement (for SW PE)
  - C code generation
    - · For selected target processor
  - RTOS targeting
    - Thin adapter layer for selected target RTOS
  - Cross-compilation to Instruction Set Architecture
    - for Instruction Set Simulation (ISS)
    - · for target processor embedded in target system
  - Assembly and Linking
  - Result:

Clock-cycle accurate, or instruction-accurate model of each SW PE

Output: binary image

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

10


## System-on-Chip Environment (SCE)


- Integrated Development Environment (IDE) with support of:
  - Graphical frontend (sce, scchart)
  - SLDL-aware editor (sced)
  - Compiler and simulator (scc)
  - Profiling and analysis (scprof)
  - Architecture refinement (scar)
  - RTOS refinement (scos)
  - Communication refinement (sccr)
  - RTL refinement (scrt1)
  - Software refinement (sc2c)
  - Scripting interface (scsh)
  - Tools and utilities ...


EECS222A: SoC Description and Modeling, Lecture 6


(c) 2012 R. Doemer


11



























## SCE Application Design Example


- GSM Vocoder
  - Enhanced full-rate voice codec
  - GSM standard for mobile telephony (GSM 06.10)
  - · Lossy voice encoding/decoding
    - Incoming speech samples @ 104 kbit/s
    - · Encoded bit stream @ 12.2 kbit/s
    - Frames of 4 x 40 = 160 samples (4 x 5ms = 20ms of speech)
  - Real-time constraint:
    - max. 20ms per speech frame (max. total of 3.26s for sample speech file)
  - SpecC specification model
    - 29 hierarchical behaviors (9 par, 10 seq, 10 fsm)
    - 73 leaf behaviors
    - 9139 formatted lines of SpecC code (~13000 lines of original C code, including comments)

EECS222A: SoC Description and Modeling, Lecture 6

Copyright © 2003 CECS

22





## Homework Assignment 3

- Task: Structural Hierarchy for Canny Edge Detector
  - Setup: use latest scc to edit, compile, and simulate
    - source /opt/sce/bin/setup.csh
  - Provided Files
    - canny\_a3\_start.sc, Makefile
    - golfcart.pgm, ref\_golfcart.pgm\_s\_0.60\_l\_0.30\_h\_0.80.pgm
  - Eclipse Support
    - Outline View: Source code structure
       Behavior Hierarchy: SpecC structural hierarchy
- Deliverables
  - Source file: canny.scDescription: canny.txt
- Due
  - By next week: May 4, 2012, 12pm (noon!)

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

25


## Homework Assignment 3

- Structural Hierarchy for Canny Edge Detector
  - Test bench Structure
    - B i o behavior Main
    - B i l |---- Monitor monitor
    - B i c |----- Platform platform
    - B i 1 | |----- DUT canny
    - B i 1 | |----- DataIn din
    - B i l | ----- DataOut dout
    - C i l | |----- c\_img\_queue q1
    - C i 1 | \----- c\_img\_queue q2
    - B i l |----- Stimulus stimulus
    - C i l |----- c\_img\_queue q1
    - C i l \----- c\_img\_queue q2

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer


26



#### **Project Discussion** Intermediate Steps - Additional level of hierarchy inside DUT · Behavioral Composition - Parallel execution desirable - Sequential execution as needed · Structural Composition - Standard channels, or Variables shared through port maps - Canny Edge Detector: canny() - gaussian\_smooth( ) » make\_gaussian\_kernel( ) - derrivative\_x\_y( ) - magnitude\_x\_y( ) - non\_max\_supp( ) apply\_hysteresis( ) » follow\_edges( ) EECS222A: SoC Description and Modeling, Lecture 6 (c) 2012 R. Doemer

## **Project Discussion**

Additional Level of Hierarchy inside DUT



- Potential for parallelism
  - 5 pipeline stages in DUT (red color)
  - Parallel decomposition of BlurX and BlurY blocks in Gaussian Smooth behavior (green color)

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

29

## Homework Assignment 4

- Task: Parallelize the Gaussian Smooth Method
  - Setup: use latest scc to edit, compile, and simulate
    - source /opt/sce/bin/setup.csh
  - Provided Files
    - · canny\_a4\_start.sc, Makefile
    - golfcart.pgm, ref\_golfcart.pgm\_s\_0.60\_l\_0.30\_h\_0.80.pgm
  - Eclipse Support

Outline View: Source code structure
 Behavior Hierarchy: SpecC structural hierarchy

> Non-local Variable View: Variable accesses and potential conflicts

Deliverables

Source file: canny.scDescription: canny.txt

Due

By next week: May 18, 2012, 12pm (noon!)

EECS222A: SoC Description and Modeling, Lecture 6

(c) 2012 R. Doemer

30