

EECS 222A: System-on-Chip Description and Modeling Lecture 7

Rainer Dömer

doemer@uci.edu


The Henry Samueli School of Engineering
Electrical Engineering and Computer Science
University of California, Irvine

Lecture 6: Overview

- Modeling of Hardware in SoC Design
 - Hardware Modeling
 - Register Transfer Level (RTL)
 - Accellera RTL Semantics
- RTL Modeling in the SpecC Language
 - `bit`, `bit4` vector types
 - `buffered`, `signal` type modifier
 - `fsmd` statement
- Project Discussion: Canny Edge Detector
 - Assignment 4
 - Assignment 5
 - Discussion

Modeling of Hardware in SoC Design

- Hardware Modeling
 - FSMD Model: Finite State Machine with Data
 - Combined model for control and computation
 - Implementation: controller plus datapath




EECS222A: SoC Description and Modeling, Lecture 7

(c) 2012 R. Doemer

3

Modeling of Hardware in SoC Design

- Register Transfer Level (RTL) Modeling
 - Block diagram of generic RTL component (high level)



Source:
<http://www.eda.org/alc-cwg/cwg-open.pdf>


EECS222A: SoC Description and Modeling, Lecture 7

(c) 2012 R. Doemer

4

Modeling of Hardware in SoC Design

- Register Transfer Level (RTL) Modeling
 - Block diagram of generic RTL component (low level)



EECS222A: SoC Description and Modeling, Lecture 7

(c) 2012 R. Doemer

5

Modeling of Hardware in SoC Design

- Hardware Refinement (for each HW PE)
 - Allocation of Register Transfer Level components
 - Type and number of functional units
 - Type and number of storage units
 - Type and number of interconnecting busses
 - Scheduling
 - Representation of basic blocks as super-states
 - Scheduling of operations to clock cycles
 - Binding
 - Bind functional operations to functional units
 - Bind variables to storage units
 - Bind assignments/transfers to busses
 - Result:
 - Clock-cycle accurate HW model

EECS222A: SoC Description and Modeling, Lecture 7

(c) 2012 R. Doemer

6

Modeling of Hardware in SoC Design

- RTL Modeling
 - State modeling: *Accellera RTL Semantics Standard*
 - Style 1: *unmapped*
 - `a = b * c;`
 - Style 2: *storage mapped*
 - `R1 = R1 * RF2[4];`
 - Style 3: *function mapped*
 - `R1 = ALU1(MULT, R1, RF2[4]);`
 - Style 4: *connection mapped*
 - `Bus1 = R1;`
 - `Bus2 = RF2[4];`
 - `Bus3 = ALU1(MULT, Bus1, Bus2);`
 - Style 5: *exposed control*
 - `ALU_CTRL = 011001b;`
 - `RF2_CTRL = 010b;`
 - ...

Source: <http://www.eda.org/alc-cwg/cwg-open.pdf>

The SpecC Language

- RTL Modeling
 - Types specific to RTL
 - `bit[l:r]` two-value logic vector of arbitrary length
 - `bit4[l:r]` four-value logic vector of arbitrary length
 - Type modifiers specific to RTL
 - `buffered` Storage
 - `signal` Communication
 - Control flow specific to RTL
 - `fsmd` Explicit finite state machine with datapath

The SpecC Language

- Bit vector type: **bit**
 - signed or unsigned
 - arbitrary length
 - standard operators
 - logical operations
 - arithmetic operations
 - comparison operations
 - type conversion
 - type promotion
 - concatenation operator
 - $a @ b$
 - slice operator
 - $a[1:r]$

```

typedef bit[7:0] byte; // type definition
byte a;
unsigned bit[16] b;

bit[31:0] BitMagic(bit[4] c, bit[32] d)
{
    bit[31:0] r;

    a = 11001100b; // constant
    b = 1111000011110000ub; // assignment

    b[7:0] = a; // sliced access
    b = d[31:16];

    if (b[15]) // single bit
        b[15] = 0b; // access

    r = a @ d[11:0] @ c // concatenation
        @ 11110000b;

    a = ~ (a & 11110000b); // logical op.
    r += 42 + 3*a; // arithmetic op.

    return r;
}

```

EECS222A: SoC Description and Modeling, Lecture 7

(c) 2012 R. Doemer

9

The SpecC Language

- Four-value bit vector type: **bit4**
 - 4-value logic
 - 1 (0q1) high
 - 0 (0q0) low
 - x (0qx) unknown
 - z (0qz) high impedance
 - signed or unsigned
 - arbitrary length
 - standard operators
 - same as for regular bit vectors
 - resolution function
 - type modifier **resolved**

```

bit4[31:0] BitMagic(bit4[4] a, bit4[32] b)
{
    resolved bit4[31:0] r;

    a = 0q11001100;
    b = 0q11110000zzzzxxxx;
    r = 0xq01XZ;

    return r;
}

```

EECS222A: SoC Description and Modeling, Lecture 7

(c) 2012 R. Doemer

10

The SpecC Language

- **buffered** type modifier
 - Representation of storage in RTL models
 - register
 - register file
 - memory
 - Update at notification of specified events
 - synchronized with explicit clock

```

event Clk1, Clk2;           // system clock
buffered[Clk1] bit[32] R1;   // register
buffered[Clk1] bit[32] R2;

buffered[CLK2] bit[16] RF[64]; // register file
buffered[CLK2] bit[ 8] M1[1024]; // memory

R1 = R2;                  // swap contents of R1 and R2
R2 = R1;
wait CLK1;

RF[2] = RF[0] + RF[1];
...
wait CLK2;
  
```

EECS222A: SoC Description and Modeling, Lecture 7

(c) 2012 R. Doemer

11

The SpecC Language

- **signal** type modifier
 - Representation of wires and busses in RTL models
 - Semantics as in VHDL, Verilog

```

signal bit[31:0] addr;    // address bus
signal bit[31:0] data;    // data bus
buffered[CLK] M[1024];

wait addr;              // memory read access
data = M[addr];
...

wait addr && data;
M[addr] = data;           // memory write access
...
  
```

- Implemented as buffered variables with associated event

```

signal int x;    ⇔ buffered int x_v; event x_e;
x = 55;         ⇔ x_v = 55; notify x_e;
y = x + 2;       ⇔ y = x_v + 2;
wait x;         ⇔ wait x_e;
notify x;        ⇔ notify x_e;
  
```

EECS222A: SoC Description and Modeling, Lecture 7

(c) 2012 R. Doemer

12

The SpecC Language

- RTL control flow
 - **fsmd** construct
 - Similar to **fsm** construct, but specifically for RTL
 - Explicit states and state transitions
 - State actions represent well-defined register transfers
 - limited to conditional/unconditional assignments and function calls
 - general loops, exceptions, synchronization, timing are not allowed
 - Explicit clock specifier
 - event list (external clock)
 - time delay (internal clock)
 - Explicit sensitivity list
 - needed for Mealy machine support
 - Explicit reset state
 - synchronous reset
 - asynchronous reset

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in  bool      CLK,           // system clock
    signal in  bool      RST,           // system reset
    signal in  bit[31:0] Inport,        // input ports
    signal in  bit[1]    Start,          // start
    signal out bit[31:0] Outport,       // output ports
    signal out bit[1]    Done)          // done

{ void main(void)
{
    fsmd(CLK)                      // clock + sensitivity
    {
        bit[32] a, b, c, d, e;        // local variables

        { Outport = 0;               // default
        Done = 0b;                  // assignments
        }

        if (RST) { goto S0; }         // reset actions
        S0 : { if (Start) goto S1;
                else goto S0;
                }

        S1 : { a = b + c;           // state actions
                d = Inport * e;      // (register transfers)
                Outport = a;
                goto S2;
                }

        ...
    }
}

```

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            bit[32] a, b, c, d, e;       // local variables

            { Outport = 0;             // default
                Done = 0b;              // assignments
            }
            if (RST) { goto S0; }       // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }
            S1 : { a = b + c;           // state actions
                    d = Inport * e;    // (register transfers)
                    Outport = a;
                    goto S2;
                 }
            ...
        };
    }
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 15

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK; Inport, Start)      // clock + sensitivity
        {
            bit[32] a, b, c, d, e;       // local variables

            { Outport = 0;             // default
                Done = 0b;              // assignments
            }
            if (RST) { goto S0; }       // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }
            S1 : { a = b + c;           // state actions
                    d = Inport * e;    // (register transfers)
                    Outport = a;
                    goto S2;
                 }
            ...
        };
    }
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 16

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in  bool      CLK,          // system clock
    signal in  bool      RST,          // system reset
    signal in  bit[31:0] Import,       // input ports
    signal in  bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK; RST)           // asynchronous reset
        {
            bit[32] a, b, c, d, e; // local variables

            { Outport = 0;          // default
                Done = 0b;          // assignments
            }
            if (RST) { goto S0; }   // reset actions
            S0 : { if (Start) goto S1;
                     else      goto S0;
                 }
            S1 : { a = b + c;        // state actions
                    d = Import * e; // (register transfers)
                    Outport = a;
                    goto S2;
                 }
            ...
        };
    }
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 17

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in  bool      CLK,          // system clock
    signal in  bool      RST,          // system reset
    signal in  bit[31:0] Import,       // input ports
    signal in  bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)           // clock + sensitivity
        {
            bit[32] a, b, c, d, e; // local variables

            { Outport = 0;          // default
                Done = 0b;          // assignments
            }
            if (RST) { goto S0; }   // reset actions
            S0 : { if (Start) goto S1;
                     else      goto S0;
                 }
            S1 : { a = b + c;        // state actions
                    d = Import * e; // (register transfers)
                    Outport = a;
                    goto S2;
                 }
            ...
        };
    }
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 18

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Import,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)        //
{ void main(void)
{
    fsmd(CLK)
    {
        bit[32] a, b, c, d, e;           // local variables

        { Outport = 0;                // default
          Done = 0b;                 // assignments
        }
        if (RST) { goto S0; }          // reset actions

        S0 : { if (Start) goto S1;
               else   goto S0;
             }

        S1 : { a = b + c;            // state actions
               d = Import * e;        // (register transfers)
               Outport = a;
               goto S2;
             }

        ...
    }
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 19

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Import,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)        //
{ void main(void)
{
    fsmd(CLK)
    {
        bit[32] a, b, c, d, e;           // local variables

        { Outport = 0;                // default
          Done = 0b;                 // assignments
        }
        if (RST) { goto S0; }          // reset actions

        S0 : { if (Start) goto S1;
               else   goto S0;
             }

        S1 : { a = b + c;            // state actions
               d = Import * e;        // (register transfers)
               Outport = a;
               goto S2;
             }

        ...
    }
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 20

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)           // clock + sensitivity
        {
            bit[32] a, b, c, d, e; // unmapped variables

            { Outport = 0;      // default
                Done = 0b;       // assignments
            }
            if (RST) { goto S0; } // reset actions
            S0 : { if (Start) goto S1;
                     else   goto S0;
            }
            S1 : { a = b + c;    // Accellera style 1
                    d = Inport * e; // (unmapped)
                    Outport = a;
                    goto S2;
            }
            ...
        };
    }
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 21

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)           // clock + sensitivity
        {
            buffered[CLK] bit[32] RF[4]; // register file

            { Outport = 0;      // default
                Done = 0b;       // assignments
            }
            if (RST) { goto S0; } // reset actions
            S0 : { if (Start) goto S1;
                     else   goto S0;
            }
            S1 : { RF[0]=RF[1]+RF[2]; // Accellera style 2
                    RF[3]=Inport*RF[4];// (storage mapped)
                    Outport = RF[0];
                    goto S2;
            }
            ...
        };
    }
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 22

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)        //

{ void main(void)
{
    fsmd(CLK)                      // clock + sensitivity
    {
        buffered[CLK] bit[32] RF[4]; // register file

        { Outport = 0;           // default
            Done = 0b;          // assignments
        }

        if (RST) { goto S0; }    // reset actions

        S0 : { if (Start) goto S1;
                else      goto S0;
            }

        S1 : { RF[0] =           // Accellera style 3
                ADD0(RF[1],RF[2]); // (function mapped)
                RF[3] =
                MUL0(Inport,RF[4]);
                Outport = RF[0];
                goto S2;
            }
    };
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 23

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)        //

{ void main(void)
{
    fsmd(CLK)                      // clock + sensitivity
    {
        buffered[CLK] bit[32] RF[4]; // register file
        bit[32] BUS0, BUS1, BUS2; // busses

        { Outport = 0;           // default
            Done = 0b;          // assignments
        }

        if (RST) { goto S0; }    // reset actions

        S0 : { if (Start) goto S1;
                else      goto S0;
            }

        S1 : { BUS0 = RF[1];      // Accellera style 4
                BUS1 = RF[2];      // (connection mapped)
                BUS3 = ADD0(BUS0,BUS1);
                RF[0]= BUS3;
                ...
                goto S2;
            }
    };
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 24

The SpecC Language

RTL Modeling Example

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Import,       // input ports
    signal in bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)           // clock + sensitivity
        {
            signal bit[5:0] RF_CTRL; // control wires
            signal bit[1:0] ADDO_CTRL, MUL0_CTRL;
            { Outport = 0; // default
                Done = 0b; // assignments
            }
            if (RST) { goto S0; } // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
            }
            S1 : { RF_CTRL = 011000b; // Accellera style 5
                    ADDO_CTRL = 01b; // (exposed control)
                    MUL0_CTRL = 11b;
                    ...
                    goto S2;
            }
        };
    }
}

```

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 25

Project Discussion

- Structural Hierarchy for Canny Edge Detector
 - Test bench Structure

EECS222A: SoC Description and Modeling, Lecture 7 (c) 2012 R. Doemer 26

Project Discussion


- Structural Hierarchy for Canny Edge Detector
 - Test bench Structure
 - B i o behavior Main
 - B i l | ----- Monitor monitor
 - B i c | ----- Platform platform
 - B i l | | ----- DUT canny
 - B i l | | ----- DataIn din
 - B i l | | ----- DataOut dout
 - C i l | | ----- c_img_queue q1
 - C i l | \----- c_img_queue q2
 - B i l | ----- Stimulus stimulus
 - C i l | ----- c_img_queue q1
 - C i l \----- c_img_queue q2

Project Discussion

- Intermediate Steps
 - Additional level of hierarchy inside DUT
 - Behavioral Composition
 - Parallel execution desirable
 - Sequential execution as needed
 - Structural Composition
 - Standard channels, or
 - Variables shared through port maps
 - Canny Edge Detector: `canny()`
 - `gaussian_smooth()`
 - » `make_gaussian_kernel()`
 - `derrivative_x_y()`
 - `magnitude_x_y()`
 - `non_max_supp()`
 - `apply_hysteresis()`
 - » `follow_edges()`

Project Discussion

- Additional Level of Hierarchy inside DUT



- Potential for parallelism
 - 5 pipeline stages in DUT (red color)
 - Parallel decomposition of BlurX and BlurY blocks in Gaussian Smooth behavior (green color)

Homework Assignment 4

- Task: Parallelize the Gaussian Smooth Method
 - Setup: use latest `scc` to edit, compile, and simulate
 - `source /opt/sce/bin/setup.csh`
 - Provided Files
 - `canny_a4_start.sc`, `Makefile`
 - `golfcart.pgm`, `ref_golfcart.pgm_s_0.60_l_0.30_h_0.80.pgm`
 - Eclipse Support
 - Outline View: Source code structure
 - Behavior Hierarchy: SpecC structural hierarchy
 - Non-local Variable View: Variable accesses and potential conflicts
- Deliverables
 - Source file: **`canny.sc`**
 - Description: **`canny.txt`**
- Due
 - By next week: May 18, 2012, 12pm (noon!)

Project Discussion

- Flat Hierarchy of DUT for Canny Edge Detector
 - `sir_tree -blt canny_a4_start.sir DUT`
 - `B i s behavior DUT`
 - `B i l |----- Apply_Hysteresis apply_hysteresis`
 - `B i l |----- Derivative_X_Y derivative_x_y`
 - `B i l |----- Gaussian_Smooth gaussian_smooth`
 - `B i l |----- Magnitude_X_Y magnitude_x_y`
 - `B i l \----- Non_Max_Supp non_max_supp`

Project Discussion

- Parallel Hierarchy of DUT for Canny Edge Detector
 - `sir_tree -blt canny_a4_ref.sir DUT`
 - `B i s behavior DUT`
 - `B i l |----- Apply_Hysteresis apply_hysteresis`
 - `B i l |----- Derivative_X_Y derivative_x_y`
 - `B i s |----- Gaussian_Smooth gaussian_smooth`
 - `B i c |----- BlurX_par blurX_par`
 - `B i l |----- BlurX blurX1`
 - `B i l |----- BlurX blurX2`
 - `B i l |----- BlurX blurX3`
 - `B i l \----- BlurX blurX4`
 - `B i c |----- BlurY_par blurY_par`
 - `B i l |----- BlurY blurY1`
 - `B i l |----- BlurY blurY2`
 - `B i l |----- BlurY blurY3`
 - `B i l \----- BlurY blurY4`
 - `B i l \----- Prep prep`
 - `B i l |----- Magnitude_X_Y magnitude_x_y`
 - `B i l \----- Non_Max_Supp non_max_supp`

Homework Assignment 5

- Task: Refine the Canny Edge Detector using SCE
 - Setup: use latest `sce` to evaluate and refine
 - `source /opt/sce/bin/setup.csh`
 - Provided Files
 - `canny_a5_start.sc`, `Makefile`
 - `golfcart.pgm`, `ref_golfcart.pgm_s_0.60_l_0.30_h_0.80.pgm`
 - Tasks
 - Architecture and Scheduling Refinement (ARM7TDMI plus HW accelerators)
 - Network and Communication Refinement (AMBA_AHB plus DblHsk busses)
 - Instruction Level Model (cycle-accurate instruction-set simulation, optional)
- Deliverables
 - Source file: **`canny.tree`**
 - Description: **`canny.txt`**
- Due
 - By next week: May 25, 2012, 12pm (noon!)