

c_{..}lab Cooperative Computing & Communication Laboratory

Testbenches for Electronic System Level Design

Wolfgang Mueller
University of Paderborn / C-Lab
Germany

 UNIVERSITÄT PADERBORN




© 2012 Universität Paderborn – Wolfgang Mueller

c_{..}lab Cooperative Computing & Communication Laboratory

 UNIVERSITÄT PADERBORN

„Test - The process of operating a system or component under specified conditions, observing or recording the results, and making an evaluation of some aspect of the system or component.” - IEEE Std 610.12-1990

„Testing can be used to show the presence of bugs , but never to show their absense“ - Dijkstra



„Testing is often confused with verification. The purpose of testing is to verify that the design was manufactured correctly.“
 Janick Bergeron, Writing Testbenches, Kluwer, 2004



Testbenches



- Simulation
- Formal verification (like model checking)


➤ Here: test environments for simulation

© 2012 Universität Paderborn – Wolfgang Mueller










9



10

c_{..}lab Cooperative Computing & Communication Laboratory


Outline



UNIVERSITÄT PADERBORN



- Structuring Testbenches
 - Universal Verification Methodology (UVM)
- Coverage Metrics
 - Code Coverage & Functional Coverage
- Language with Testbench Support
 - SystemVerilog IEEE 1800
- Quality Assurance Automation
 - Mutation Based Testing/Analysis (Certitude™)



© 2012 Universität Paderborn – Wolfgang Mueller



11











c..lab Cooperative Computing & Communication Laboratory

Universal Verification Methodology



UNIVERSITÄT PADERBORN

(Standard) Consecutive Test Execution Phases:

- **build()**
 - instantiation of components/ports/exports
- **connect()**
 - connecting ports/exports
- **end_of_elaboration()**
 - additional configuring the components if applicable
- **start_of_simulation()**
 - configure/start simulation
- **run()**
 - executing test components
- **extract()**
 - collect information
 - check the results of collected information
- **report()**
 - reporting the pass/fail status

© 2012 Universität Paderborn – Wolfgang Mueller

21

c..lab Cooperative Computing & Communication Laboratory



UNIVERSITÄT PADERBORN

- Test Coverage Metrics
 - When is the test complete?
 - How to determine the coverage of a test?

➤ Metrics:

Code & System & Functional Coverage

© 2012 Universität Paderborn – Wolfgang Mueller

22

c_{..}lab Cooperative Computing & Communication Laboratory

Code Coverage Metrics

UNIVERSITÄT PADERBORN

- white box test when source code is available
- measures how the code is exercised

C1: statement coverage
execution of each statement

C2 : decision coverage
execute all decisions to true and false

C2c : condition coverage
check all logic combinations in expressions

C2+ : loop coverage
loop test with upper and lower boundaries and non-execution

© 2012 Universität Paderborn – Wolfgang Mueller

23

c_{..}lab Cooperative Computing & Communication Laboratory

Code Coverage Metrics

UNIVERSITÄT PADERBORN

Example:

```
if ( (x > 1) && (y < 10)) { i++; };
```

Corner Cases for $((x > 1) \&\& (y < 10))$: $\langle(x=2,y=9)\rangle$

extended corners → 1 2 3 4 5 6 7 8 9 10 ← extended corners

100% statement coverage: $\langle(x=2,y=9)\rangle$

100% decision coverage: $\langle(x=2, y=9), (x=1, y=9)\rangle$

100% condition coverage: $\langle(x=2, y=9), (x=2, y=10), (x=1, y=9), (x=1, y=10) \rangle$

© 2012 Universität Paderborn – Wolfgang Mueller

24

 Cooperative Computing & Communication Laboratory

Code Coverage Metrics

 UNIVERSITÄT PADERBORN

Modified condition/decision coverage (MC/DC)

- every decision has taken all possible outcomes
- every condition has taken all possible outcomes
- every condition in a decision affects the outcome of the decision
- every path entry and exit point is invoked

see K.J Hayhurst et al: A Practical Tutorial on MC/DC. NASA/TM-2001-210876

© 2012 Universität Paderborn – Wolfgang Mueller 25

 Cooperative Computing & Communication Laboratory

System Coverage Metrics

 UNIVERSITÄT PADERBORN

System Component Coverage

S0: execute all components at least once with actual parameters

S1: execute all components with all possible meaningful parameters

S2: execute all possible component calls at main program level

© 2012 Universität Paderborn – Wolfgang Mueller 26

c_{..}lab Cooperative Computing & Communication Laboratory

Functional Coverage Metrics

UNIVERSITÄT PADERBORN

- specific for individual model or taken from a library
- define coverage points to check signal values and ranges
- mainly black box view: only signals at the DUT interface



© 2012 Universität Paderborn – Wolfgang Mueller

27

c_{..}lab Cooperative Computing & Communication Laboratory

UNIVERSITÄT PADERBORN

Language with Testbench Support

SystemVerilog IEEE1800

- System Level Description Language like SystemC and SpecC
 - Class oriented with inheritance
 - modules, interfaces, parallel processes
 - functional coverage
 - constrained random stimulus generation
 - assertions

Property Specification Language (PSL) IEEE1850

- assertions, functional coverage
- NOT a System Level Description Language!!!!

© 2012 Universität Paderborn – Wolfgang Mueller

28

c_{..}lab Cooperative Computing & Communication Laboratory

UNIVERSITÄT PADERBORN

Language with Testbench Support

SystemVerilog IEEE1800

- System Level Description Language like SystemC and SpecC
 - Class oriented with inheritance
 - modules, interfaces, parallel processes
 - functional coverage
 - constrained random stimulus generation
 - assertions

Property Specification Language (PSL) IEEE1850

- assertions, functional coverage
- NOT a System Level Description Language!!!!

© 2012 Universität Paderborn – Wolfgang Mueller

29

c_{..}lab Cooperative Computing & Communication Laboratory

UNIVERSITÄT PADERBORN

SystemVerilog - Functional Coverage

- counting values
e.g., corner cases from requirement specification

```
bit [15:0] i;

covergroup cg_Short @(posedge Clock);
  coverpoint i {
    bins zero    = { 0 };
    bins small   = { [1:100] };
    bins hundreds[3] = { 200,300,400,500,600,700,800,900 };
    bins large   = { [1000:$] };
    bins others[] = default;
  };
  ...
endgroup
```

© 2012 Universität Paderborn – Wolfgang Mueller

example from www.doulos.com

30

c_{..}lab Cooperative Computing & Communication Laboratory

UNIVERSITÄT PADERBORN

SystemVerilog - Random Test Generation

```

class CAN_Message;
  rand typedef struct {
    bit [10:0] ID;      // 11-bit identifier
    bit RTR;          // reply required?
    bit [1:0] rsvd;    // "reserved for expansion" bits
    bit [3:0] DLC;     // 4-bit Data Length Code
    byte data[];       // data payload
    bit [14:0] CRC;    // 15-bit checksum
  } message;
  endclass: CAN_Message;
  ...
  CAN_Message test_m[10];
  ...
  test_m[0].randomize() with { message.DCL inside {[0:1]}; };

  Random Generation      Constraint

```

© 2012 Universität Paderborn – Wolfgang Mueller example from www.doulos.com 31

c_{..}lab Cooperative Computing & Communication Laboratory

UNIVERSITÄT PADERBORN

SystemVerilog - Assertions

Immediate Assertions

```

assert (i > 10) else warning ("i is greater than 10");

```

Concurrent Assertions

```

assert property (@(posedge (Clock) (not (Read && Write)));

```

More Complex Assertions

```

sequence request Req; endsequence;
sequence acknowledge ##[1:2] Ack; endsequence;
property handshake;
  @(posedge (Clock) request |-> acknowledge;
endproperty;
assert property (h

```

When Req Then Ack Within next 2 cycles

© 2012 Universität Paderborn – Wolfgang Mueller example from www.doulos.com 32

c_{..}lab Cooperative Computing & Communication Laboratory

UNIVERSITÄT PADERBORN

Quality Assurance Automation

- How is the quality of my testcases?
- Improve testcases
- Mutation based testing/analysis
- White box: source code is available
- Tool: Certitude™
 - by Springsoft (“Functional Qualification”)
 - for VHDL and C models

© 2012 Universität Paderborn – Wolfgang Mueller

33

c_{..}lab Cooperative Computing & Communication Laboratory

UNIVERSITÄT PADERBORN

Mutation Based Testing/Analysis

Testbench for functional coding errors

Fault-based simulation coverage :
How many percentage of faults are detected by the testbench?

single fault injection

Design Under Test

Testbench

detected?
= output
different?

© 2012 Universität Paderborn – Wolfgang Mueller

34

c_{..}lab Cooperative Computing & Communication Laboratory UNIVERSITÄT PADERBORN

Different Phases for Analysis:

- ◆ **Activate**
Is the path to the statement/expression reachable?
- ◆ **Mutate**
Change code
- ◆ **Propagate**
Fault observable at the output?
- ◆ **Detect**
Fault detected by the testbench?

© 2012 Universität Paderborn – Wolfgang Mueller

35

c_{..}lab Cooperative Computing & Communication Laboratory UNIVERSITÄT PADERBORN

Mutation Analysis with Sp

# of mutations	mutations not reachable	mutations not observable	equivalent (redundant) testcases				
			not analyzed yet				
File name	Fault count	Non-Activated	Non-Propagated	Detected	Non-Detected	Disabled By Certificate	Disabled By User
[work]/fpu_pack.vhd	24	5	0	0	0	0	19
[work]/fpu_round.vhd	90	5	24	0	0	5	56
[work]/fpu_add.vhd	126	6	62	0	0	0	58
[work]/fpu_mul.vhd	194	38	22	0	0	6	128
[work]/fpu_sub.vhd	200	65	26	0	0	0	109
[work]/fpu_div.vhd	353	55	59	0	0	1	238
[work]/fpu_double.vhd	420	12	71	0	0	3	334
[work]/fpu_exceptions.vhd	850	64	312	0	0	43	431
Total (8)	2257	250	576	0	0	58	1373

```

160 exponent_diff <= exponent_large - exponent_small - large_norm_small_denorm;
161 large_add <= '0' & not large_is_denorm & mantissa_large <= "00";
162 small_add <= '0' & not small_is_denorm & mantissa_small <= "00";
163 small_shift <= shr(small_add, exponent_diff);
164 if (small_fraction_enable = '1') then
165   small_shift_3 <= small_shift_2;
166 else
167   small_shift_3 <= small_shift;
168 end if;
169 sum <= large_add + small_shift_3;
170 if (sum_overflow = '1') then
171   sum_2 <= shr(sum, conv_std_logic_vector('1', 56));
172 else
173   sum_2 <= sum;
174 end if;

```

Fault ID: 116, Fault type: Remove operator not, Status: Non-Propagated

Affected code:

```

162 small_add <= '0' & not small_is_

```

Is changed into:

```

162 small add <= '0' & small is den

```

© 2012 Universität Paderborn – Wolfgang Mueller

36

c*lab Cooperative Computing & Communication Laboratory

Summary

UNIVERSITÄT PADERBORN

- General Principles
- Structuring Testbenches (UVM)
- Coverage Metrics
- Language with Testbench Support (SystemVerilog)
- Quality Assurance Automation (Certitude™)

© 2012 Universität Paderborn – Wolfgang Mueller

37