






	Assignment 7 Re-evaluate ARM7TDMI as a potential Processor for a SW-plus-HW Implementation of the MP3 Decoder Fill the following table with the estimated/simulated frame delays 					
•						
	Refinement Step	Model	Decode time per frame			
	Profiling estimation	Spec				
	Architecture Refinement	Arch				
	Scheduling Refinement	Sched				
	Network Refinement	Net				
	Transaction-Level Refinement	TLM				
	C Code Generation	TLM_C				
	Pin-Accurate Refinement	PAM				
	Instruction Set Simulation	ISS				
	 Submit as file: hw7/ARM7plusHW_Evaluation.pdf Submit also the final ISS model: hw7/ISS.sir 					
E	ECS222C: SoC Software Synthesis, Lecture 9		(c) 2013 R. Doemer			














	Assignment 8				
 ARM7-plus-HW Implementation of the MP3 Decoder that meets the real-time requirement and minimizes HW resources and power Fill the following table with the estimated/simulated frame dela 					
	Refinement Step	Model	Decode time per frame		
	Profiling estimation	Spec			
	Architecture Refinement	Arch			
	Scheduling Refinement	Sched			
	Network Refinement	Net			
	Transaction-Level Refinement	TLM, TLM_C			
	Pin-Accurate Refinement	PAM			
	Instruction Set Simulation	ISS			
	 Submit as file: hw8/ARM7plusHW_Evaluation.pdf Submit also the final ISS model: hw8/ISS.sir 				
EEC	S222C: SoC Software Synthesis, Lecture 9		(c) 2013 R. Doemer		

