

























































Project Assignment 8							
 Pipelined and parallel model of the Canny Edge Detector Back-annotation of measured timing delays (step 2) 							
Receive, Make_Kernel 0 ms BlurX 1710 ms BlurY 1820 ms Derivative_X_Y 480 ms Magnitude_X_Y 1030 ms Non_Max_Supp 830 ms Apply_Hysteresis 670 ms 							
ECPS203: Embedded Systems Modeling and Design, Lecture 19 (c) 2017 R. Doemer 30							



Project Assignment 8							
 Pipelined and parallel model of the Canny Edge Detector Back-annotation of measured timing delays 4-way parallelization of BlurX and BlurY modules (step 4) 							
Receive, Make_Kernel BlurX BlurY Derivative_X_Y Magnitude_X_Y Non_Max_Supp Apply_Hysteresis TOTAL:	0 1710 1820 480 1030 830 670 6540	ms ms ms ms ms ms ms	0 427 455 480 1030 830 670 	ms ms ms ms ms ms ms			
ECPS203: Embedded Systems Modeling and Design, L	ecture 19	1	(c) 2017	R. Doemer	32		













