

# EECS 222: Embedded System Modeling Lecture 17

Rainer Dömer

doemer@uci.edu

The Henry Samueli School of Engineering  
Electrical Engineering and Computer Science  
University of California, Irvine

## Lecture 17: Overview

- Course Administration
  - Instructor evaluation
  - Final report
- Modeling of Hardware in Embedded Systems
  - Register Transfer Level (RTL) abstraction
  - Accellera RTL Semantics
- Introduction to the SpecC Language (Part 4)
  - RTL description and modeling
  - `bit`, `bit4` vector types
  - `buffered`, `signal` type modifiers
  - `fsmd` statement

## Course Administration


- Final Course Evaluation
    - 9<sup>th</sup> through 10<sup>th</sup> week
    - May 22, 2017, through June 11, 2017, 11:45pm
    - Open until next Sunday night
    - Online via EEE evaluation application
  - Evaluation of Course and Instructor
    - Voluntary
    - Anonymous
    - Very valuable!
- Please help to improve this class!
- Please spend 5 minutes!

## Course Administration

- Final Exam
  - Allocated time
    - Wednesday, June 14, 4:00-6:00pm
  - Location
    - Not applicable, we use electronic submission!
- Format: Final Project Report
  - Submission script: ~eeecs222/bin/turnin.sh
  - Directory name: hw8
  - File names: EECS222\_Report.pdf  
Canny.sc or Canny.cpp
- Hard deadline!
  - June 14, 2017, 6pm

## Hardware Modeling in Embedded Systems

- Register Transfer Level (RTL) Abstraction
  - FSMD Model: Finite State Machine with Data
    - Combined model for control and computation
    - Implementation: controller plus datapath




EECS222: Embedded System Modeling, Lecture 17

(c) 2017 R. Doemer

5

## Hardware Modeling in Embedded Systems

- Register Transfer Level (RTL) Abstraction
  - Block diagram of generic RTL component (high level)



Source:  
<http://www.eda.org/alc-cwg/cwg-open.pdf>


EECS222: Embedded System Modeling, Lecture 17

(c) 2017 R. Doemer

6

## Hardware Modeling in Embedded Systems

- Register Transfer Level (RTL) Abstraction
  - Block diagram of generic RTL component (low level)



EECS222: Embedded System Modeling, Lecture 17

(c) 2017 R. Doemer

7

## Hardware Modeling in Embedded Systems

- Register Transfer Level (RTL) Synthesis
  - Allocation of RTL components
    - Type and number of functional units
    - Type and number of storage units
    - Type and number of interconnecting busses
  - Scheduling
    - Representation of basic blocks as super-states
    - Scheduling of operations to clock cycles
  - Binding
    - Bind functional operations to functional units
    - Bind variables to storage units
    - Bind assignments/transfers to busses
  - Result:
    - Clock-cycle accurate structural model at RTL abstraction

EECS222: Embedded System Modeling, Lecture 17

(c) 2017 R. Doemer

8

## Hardware Modeling in Embedded Systems

- System-level Modeling of RTL components
  - Five styles of modeling states: *Accellera RTL Semantics*
    - Style 1: *unmapped*
      - `a = b * c;`
    - Style 2: *storage mapped*
      - `R1 = R1 * RF2[4];`
    - Style 3: *function mapped*
      - `R1 = ALU1(MULT, R1, RF2[4]);`
    - Style 4: *connection mapped*
      - `Bus1 = R1;`
      - `Bus2 = RF2[4];`
      - `Bus3 = ALU1(MULT, Bus1, Bus2);`
    - Style 5: *exposed control*
      - `ALU_CTRL = 011001b;`
      - `RF2_CTRL = 010b;`
      - ...

Source: <http://www.eda.org/alc-cwg/cwg-open.pdf>

## SpecC Language Overview

- Lecture 3
  - Foundation, types
  - Structural hierarchy
  - Behavioral hierarchy
- Lecture 4
  - State transitions
  - Exception handling
  - Communication and synchronization
- Lecture 5
  - Timing
  - Library support and persistent annotation
- Lecture 17
  - Register Transfer Level (RTL) support

## The SpecC Language

- Register Transfer Level (RTL) Modeling
  - Types specific to RTL
    - **bit[1:r]** Two-value logic vector of arbitrary length
    - **bit4[1:r]** Four-value logic vector of arbitrary length
  - Type modifiers specific to RTL
    - **resolved** Four-value logic resolution
    - **buffered** Storage
    - **signal** Communication
  - Control flow specific to RTL
    - **fsmd** Explicit finite state machine with datapath

## The SpecC Language

- Bit vector type: **bit**
  - signed or unsigned
  - arbitrary length
  - standard operators
    - logical operations
    - arithmetic operations
    - comparison operations
    - type conversion
    - type promotion
  - concatenation operator
    - **a @ b**
  - slice operator
    - **a[l:r]**

```

typedef bit[7:0] byte; // type definition
byte a;
unsigned bit[16] b;

bit[31:0] BitMagic(bit[4] c, bit[32] d)
{
  bit[31:0] r;

  a = 11001100b;           // constant
  b = 1111000011110000ub; // assignment

  b[7:0] = a;              // sliced access
  b = d[31:16];

  if (b[15])               // single bit
    b[15] = 0b;             // access

  r = a @ d[11:0] @ c     // concatenation
  @ 11110000b;

  a = ~ (a & 11110000b); // logical op.
  r += 42 + 3*a;          // arithmetic op.

  return r;
}

```

## The SpecC Language

- Four-value bit vector type: **bit4** (extension in 2005)
  - 4-value logic
    - 1 (0q1) high
    - 0 (0q0) low
    - x (0qx) unknown (result of operation on 'x' or 'z')
    - z (0qz) high impedance (no driver)
  - signed or unsigned
  - arbitrary length
  - standard operators
    - same as for regular bit vectors
  - resolution function
    - type modifier **resolved**

➤ resolves multiple drivers, e.g for bus wires

```
bit4[31:0] BitMagic(bit4[8] a, bit4[32] b)
{
  resolved bit4[31:0] r;

  a = 0q11001100;
  b = 0q11110000zzzzxxxx;
  r = a @ b[31:24] @ 0xq0011001100001111;

  return r;
}
```

EECS222: Embedded System Modeling, Lecture 17

(c) 2017 R. Doemer

13

## The SpecC Language

- buffered** type modifier
  - Representation of storage in RTL models
    - register
    - register file
    - memory
  - Update at notification of specified events
    - synchronized with explicit clock

```
event C1k1, C1k2;           // system clock
buffered[C1k1] bit[32] R1;    // register
buffered[C1k1] bit[32] R2;

buffered[CLK2] bit[16] RF[64]; // register file
buffered[CLK2] bit[ 8] M1[1024]; // memory

R1 = R2;           // swap contents of R1 and R2
R2 = R1;
wait CLK1;

RF[2] = RF[0] + RF[1];
...
wait CLK2;
```

EECS222: Embedded System Modeling, Lecture 17

(c) 2017 R. Doemer

14

## The SpecC Language

- **signal** type modifier
  - Representation of wires and busses in RTL models
  - Semantics as in VHDL, Verilog

```
signal bit[31:0] addr; // address bus
signal bit[31:0] data; // data bus
buffered[CLK] M[1024];

wait addr;           // memory read access
data = M[addr];
...

wait addr && data;
M[addr] = data;      // memory write access
...
```
- Implemented as buffered variables with associated event

```
signal int x;    ⇡ buffered int x_v; event x_e;
x = 55;          ⇡ x_v = 55; notify x_e;
y = x + 2;       ⇡ y = x_v + 2;
wait x;          ⇡ wait x_e;
notify x;        ⇡ notify x_e;
```

## The SpecC Language

- RTL Control Flow
  - **fsmd** construct
    - Similar to **fsm** construct, but specifically for RTL
    - Explicit states and state transitions
    - State actions represent well-defined register transfers
      - limited to conditional/unconditional assignments and function calls
      - general loops, exceptions, synchronization, timing are not allowed
    - Explicit clock specifier
      - event list (external clock)
      - time delay (internal clock)
    - Explicit sensitivity list
      - needed for Mealy machine support
    - Explicit reset state
      - synchronous reset
      - asynchronous reset

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Import,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)
        {
            bit[32] a, b, c, d, e;           // local variables

            { Outport = 0;                // default
              Done = 0b;                 // assignments
            }
            if (RST) { goto S0; }          // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                   }
            S1 : { a = b + c;             // state actions
                    d = Import * e;        // (register transfers)
                    Outport = a;
                    goto S2;
                  }
            ...
        }
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 17

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Import,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)
        {
            bit[32] a, b, c, d, e;           // local variables

            { Outport = 0;                // default
              Done = 0b;                 // assignments
            }
            if (RST) { goto S0; }          // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                   }
            S1 : { a = b + c;             // state actions
                    d = Import * e;        // (register transfers)
                    Outport = a;
                    goto S2;
                  }
            ...
        }
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 18

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK, Inport, Start)           // clock + sensitivity
        {
            bit[32] a, b, c, d, e;          // local variables

            { Outport = 0;                // default
                Done = 0b;                // assignments
            }
            if (RST) { goto S0; }          // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }
            S1 : { a = b + c;             // state actions
                    d = Inport * e;        // (register transfers)
                    Outport = a;
                    goto S2;
                 }
            ...
        };
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 19

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK; RST)           // asynchronous reset
        {
            bit[32] a, b, c, d, e;          // local variables

            { Outport = 0;                // default
                Done = 0b;                // assignments
            }
            if (RST) { goto S0; }          // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }
            S1 : { a = b + c;             // state actions
                    d = Inport * e;        // (register transfers)
                    Outport = a;
                    goto S2;
                 }
            ...
        };
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 20

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            bit[32] a, b, c, d, e;      // local variables

            { Outport = 0;           // default
                Done = 0b;           // assignments
            }

            if (RST) { goto S0; }      // reset actions

            S0 : { if (Start) goto S1;
                     else      goto S0;
                 }

            S1 : { a = b + c;          // state actions
                    d = Inport * e;   // (register transfers)
                    Outport = a;
                    goto S2;
                 }

            ...
        }
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 21

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            bit[32] a, b, c, d, e;      // local variables

            { Outport = 0;           // default
                Done = 0b;           // assignments
            }

            if (RST) { goto S0; }      // reset actions

            S0 : { if (Start) goto S1;
                     else      goto S0;
                 }

            S1 : { a = b + c;          // state actions
                    d = Inport * e;   // (register transfers)
                    Outport = a;
                    goto S2;
                 }

            ...
        }
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 22

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Import,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)
        {
            bit[32] a, b, c, d, e;           // local variables

            { Outport = 0;                // default
              Done = 0b;                 // assignments
            }
            if (RST) { goto S0; }          // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                   }
            S1 : { a = b + c;             // state actions
                    d = Import * e;        // (register transfers)
                    Outport = a;
                    goto S2;
                  }
            ...
        }
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 23

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Import,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)
        {
            bit[32] a, b, c, d, e;           // unmapped variables

            { Outport = 0;                // default
              Done = 0b;                 // assignments
            }
            if (RST) { goto S0; }          // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                   }
            S1 : { a = b + c;             // Accellera style 1
                    d = Import * e;        // (unmapped)
                    Outport = a;
                    goto S2;
                  }
            ...
        }
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 24

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)
        {
            buffered[CLK] bit[32] RF[4]; // register file

            { Outport = 0;           // default
              Done = 0b;             // assignments
            }
            if (RST) { goto S0; }     // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                   }

            S1 : { RF[0]=RF[1]+RF[2]; // Accellera style 2
                    RF[3]=Inport*RF[4];// (storage mapped)
                    Outport = RF[0];
                    goto S2;
                  }
            ...
        };
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 25

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,         // 
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)
        {
            buffered[CLK] bit[32] RF[4]; // register file

            { Outport = 0;           // default
              Done = 0b;             // assignments
            }
            if (RST) { goto S0; }     // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                   }

            S1 : { RF[0] =           // Accellera style 3
                    ADD0(RF[1],RF[2]); // (function mapped)
                    RF[3] =
                    MUL0(Inport,RF[4]);
                    Outport = RF[0];
                    goto S2;
                  }
            ...
        };
    };
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 26

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            buffered[CLK] bit[32] RF[4]; // register file
            bit[32] BUS0, BUS1, BUS2;   // busses
            {
                Outport = 0;           // default
                Done = 0b;             // assignments
            }
            if (RST) { goto S0; }      // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }
            S1 : { BUS0 = RF[1];      // Accellera style 4
                    BUS1 = RF[2];      // (connection mapped)
                    BUS3 = ADD0(BUS0,BUS1);
                    RF[0]= BUS3;
                    ...
                    goto S2;
                 }
        };
    }
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 27

## The SpecC Language

**RTL Modeling Example**

```

behavior FSMD_Example(
    signal in bool      CLK,          // system clock
    signal in bool      RST,          // system reset
    signal in bit[31:0] Inport,       // input ports
    signal in bit[1]    Start,
    signal out bit[31:0] Outport,     // output ports
    signal out bit[1]    Done)
{
    void main(void)
    {
        fsmd(CLK)                      // clock + sensitivity
        {
            signal bit[5:0] RF_CTRL;     // control wires
            signal bit[1:0] ADD0_CTRL, MUL0_CTRL;
            {
                Outport = 0;           // default
                Done = 0b;             // assignments
            }
            if (RST) { goto S0; }      // reset actions
            S0 : { if (Start) goto S1;
                     else goto S0;
                 }
            S1 : { RF_CTRL = 011000b; // Accellera style 5
                    ADD0_CTRL = 01b;   // (exposed control)
                    MUL0_CTRL = 11b;
                    ...
                    goto S2;
                 }
        };
    }
}

```

EECS222: Embedded System Modeling, Lecture 17 (c) 2017 R. Doemer 28