

The Definitive Guide to SystemC: The SystemC Language

David C Black, Doulos



Track 3: The Definitive Guide to SystemC The SystemC Language



- ➡ • Introduction to SystemC
 - Overview and background
 - Central concepts
 - The SystemC World
 - Use cases and benefits
- Core Concepts and Syntax
- Bus Modeling
- Odds and Ends

What is SystemC?




THURSDAY IS
TRAINING DAY

System-level modeling language

- Network of communicating processes (c.f. HDL)
- Supports heterogeneous models-of-computation
- Models hardware and software

C++ class library

- Open source proof-of-concept simulator
- Owned by Accellera Systems Initiative




Features of SystemC



THURSDAY IS
TRAINING DAY


- Modules (structure)
- Ports (structure)
- Processes (computation, concurrency)
- Channels (communication)
- Interfaces (communication refinement)
- Events (time, scheduling, synchronization)
- Data types (hardware, fixed point)



Modules and Channels



THURSDAY IS
TRAINING DAY




Architecture of SystemC



THURSDAY IS
TRAINING DAY

SystemC Standard



Typical Use Case: Virtual Platform




THURSDAY IS
TRAINING DAY

Multiple software stacks

Software

Software



Multiple buses and bridges



Digital and analog hardware IP blocks

10

Copyright © 2014-2015 by Doulos Ltd

Track 3: The Definitive Guide to SystemC

The SystemC Language



THURSDAY IS
TRAINING DAY

- Introduction to SystemC
- Core Concepts and Syntax
 - Data
 - Modules and connectivity
 - Processes & Events
 - Channels and Interfaces
 - Ports
- Bus Modeling
- Odds and Ends

Copyright © 2014-2015 by Doulos Ltd

14



In namespace `sc_dt::`

Template	Base class	Description
<code>sc_int<W></code>	<code>sc_int_base</code>	Signed integer, W < 65
<code>sc_uint<W></code>	<code>sc_uint_base</code>	Unsigned integer, W < 65
<code>sc_bignum<W></code>	<code>sc_signed</code>	Arbitrary precision signed integer
<code>sc_bignum<W></code>	<code>sc_unsigned</code>	Arbitrary precision unsigned integer
		(intermediate results unbounded)
<code>sc_logic</code>		4-valued logic: '0' '1' 'X' 'Z'
<code>sc_bv<W></code>	<code>sc_bv_base</code>	Bool vector
<code>sc_lv<W></code>	<code>sc_lv_base</code>	Logic vector
<code>sc_fixed<></code>	<code>sc_fix</code>	Signed fixed point number
<code>sc_ufixed<></code>	<code>sc_ufix</code>	Unsigned fixed point number

Limited Precision Integer `sc_int`



```

int      i;
sc_int<8> j;
i = 0x123;
sc_assert( i == 0x123 );

j = 0x123;
sc_assert( j == 0x23 );

sc_assert( j[0] == 1 );
sc_assert( j.range(7, 4) == 0x2 );
sc_assert( concat(j,j) == 0x2323 );

```

Truncated to 8 bits

Bit select

Part select

Concatenation

- Other useful operators: arithmetic, relational, bitwise, reduction, assignment

`length()` `to_int()` `to_string()` *implicit-conversion-to-64-bit-int*



sc_logic and sc_lv<W>

- Values SC_LOGIC_0, SC_LOGIC_1, SC_LOGIC_X, SC_LOGIC_Z
- Initial value is SC_LOGIC_X

No arithmetic operators

Can write values as chars and strings, i.e. '0' '1' 'X' 'Z'

```
sc_logic R, S;  
R = '1';  
S = 'Z';  
S = S & R;
```

```
sc_int<4> n = "0b1010";  
bool boo = n[3];  
sc_lv<4> lv = "01XZ";  
sc_assert( lv[0] == 'Z' );  
n += lv.to_int();  
cout << n.to_string(SC_HEX);
```

Fixed Point Types



```
sc_fixed <wl, iwl, q_mode, o_mode, n_bits> a;  
sc_ufixed<wl, iwl, q_mode, o_mode, n_bits> b;  
sc_fix c(wl, iwl, q_mode, o_mode, n_bits);  
sc_ufix d(wl, iwl, q_mode, o_mode, n_bits);
```

Word length

- number of stored bits - no limit

Integer word length

- number of bits before binary point

Quantization mode

- behavior when insufficient precision

Overflow mode


- behavior when result too big

Number of saturated bits - used with wrap overflow modes

Compiler flag -DSC_INCLUDE_FX

	C++	SystemC	SystemC	SystemC
Unsigned	unsigned int	sc_bv, sc_lv	sc_uint	sc_biguint
Signed	int		sc_int	sc_bigint
Precision	Host-dependent	Limited precision	Limited precision	Unlimited precision
Operators	C++ operators	No arithmetic operators	Full set of operators	Full set of operators
Speed	Fastest	Faster	Slower	Slowest

Modules



SC_MODULE



Class →

Ports {

Constructor →

```
#include "systemc.h"

SC_MODULE(Mult)
{
    sc_in<int> a;
    sc_in<int> b;
    sc_out<int> f;

    void action() { f = a * b; }

    SC_CTOR(Mult)
    {
        SC_METHOD(action);
        sensitive << a << b;
    }
};
```

Process ←

SC_MODULE or sc_module?



- Equivalent

:

```
SC_MODULE(Name)
{
    ...
};
```

```
struct Name: sc_module
{
    ...
};
```

```
class Name: public sc_module
{
public:
    ...
};
```

Separate Header File



THURSDAY IS
TRAINING DAY

```
// mult.h
#include "systemc.h"

SC_MODULE(Mult)
{
    sc_in<int> a;
    sc_in<int> b;
    sc_out<int> f;

    void action();

    SC_CTOR(Mult)
    {
        SC_METHOD(action);
        sensitive << a << b;
    }
};
```

```
// mult.cpp
#include "mult.h"


void Mult::action()
{
    f = a * b;
}
```

- Define constructor in .cpp?
Yes - explained later

The Test Bench



THURSDAY IS
TRAINING DAY



Top Level Module



THURSDAY IS
TRAINING DAY

Header files

```
#include "systemc.h"
#include "stim.h"
#include "mult.h"
#include "mon.h"

SC_MODULE (Top)
{
    sc_signal<int> asig, bsig, fsig;
    sc_clock testclk;

    Stim stim1;
    Mult uut;
    Mon mon1;

    ...
}
```

Channels

Modules

Module Instantiation



THURSDAY IS
TRAINING DAY

```
SC_MODULE (Top)
{
    sc_signal<int> asig, bsig, fsig;
    sc_clock testclk;

    Stim stim1;
    Mult uut;
    Mon mon1; // Name of data member

    SC_CTOR(Top)
        : testclk("testclk", 10, SC_NS),
          stim1("stim1"),
          uut ("uut"),
          mon1 ("mon1")
    {
        ...
    }
}
```

Name of data member

String name of instance (constructor argument)

Port Binding



THURSDAY IS
TRAINING DAY

```
SC_CTOR(Top)
: testclk("testclk", 10, SC_NS),
  stim1("stim1"),
  uut("uut"),
  mon1("mon1")
{
    stim1.a(asig);
    stim1.b(bsig);
    stim1.clk(testclk);

    uut.a(asig);
    uut.b(bsig);
    uut.f(fsig);
}

mon1.a.bind(asig);
mon1.b.bind(bsig);
mon1.f.bind(fsig);
mon1.clk.bind(testclk);
```

Alternative function

Port name

Channel name

sc_main



THURSDAY IS
TRAINING DAY

- sc_main is the entry point to a SystemC application

```
#include "systemc.h"
#include "top.h"

int sc_main(int argc, char* argv[])
{
    Top top("top");
    sc_start();
    return 0;
}
```

Called from main()

Instantiate one top-level module

End elaboration, run simulation

Namespaces



THURSDAY IS
TRAINING DAY

```
#include "systemc.h" Old header - global namespace
```

```
SC_MODULE(Mod)
{
    sc_in<bool> clk;
    sc_out<int> out;

    ... cout << endl;
```

```
#include "systemc" New header
```

```
SC_MODULE(Mod)
{
    sc_core::sc_in<bool> clk;
    sc_core::sc_out<int> out;

    ... std::cout << std::endl;
```


```
#include "systemc"
using namespace sc_core;
using namespace sc_dt;
using std::cout;
using std::endl;

SC_MODULE(Mod) {
    sc_in<bool> clk;
    sc_out<int> out;
    ... cout << endl;
```

Summary of Files




THURSDAY IS
TRAINING DAY



Compilation and Simulation



THURSDAY IS
TRAINING DAY



33

Kinds of Process



THURSDAY IS
TRAINING DAY

- Processes
 - Must be within a module (not in a function)
 - A module may contain many processes
- Three different kinds of process
 - Methods SC_METHOD
 - Threads SC_THREAD
 - Clocked threads SC_CTHREAD (for synthesis)
- Processes can be *static* or *dynamic*

SC_METHOD Example



THURSDAY IS
TRAINING DAY

```
#include <systemc.h>

template<class T>
SC_MODULE(Register)
{
    sc_in<bool> clk, reset;
    sc_in<T> d;
    sc_out<T> q;

    void entry();
}

SC_CTOR(Register)
{
    SC_METHOD(entry);
    sensitive << reset;
    sensitive << clk.pos();
}

};
```

```
template<class T>
void Register<T>::entry()
{
    if (reset)
        q = 0; // promotion
    else if (clk.posedge())
        q = d;
}
```

- SC_METHODs execute in zero time
- SC_METHODs cannot be suspended
- SC_METHODs should not contain infinite loops

SC_THREAD Example



THURSDAY IS
TRAINING DAY

```
#include "systemc.h"

SC_MODULE(Stim)
{
    sc_in<bool> Clk;
    sc_out<int> A;
    sc_out<int> B;

    void stimulus();

    SC_CTOR(Stim)
    {
        SC_THREAD(stimulus);
        sensitive << Clk.pos();
    }
};
```

```
#include "stim.h"

void Stim::stimulus()
{
    wait();
    A = 100;
    B = 200;
    wait(); ← for Clk edge
    A = -10;
    B = 23;
    wait();
    A = 25;
    B = -3;
    wait();
    sc_stop(); ← Stop simulation
}
```

- More general and powerful than an SC_METHOD
- Simulation may be slightly slower than an SC_METHOD
- Called once only: hence often contains an infinite loop

```
#include "systemc.h"
class Counter: public sc_module
{
public:
    sc_in<bool> clock, reset;
    sc_out<int> q;

    Counter(sc_module_name _nm, int _mod)
        : sc_module(_nm), count(0), modulus(_mod)
    {
        SC_HAS_PROCESS(Counter);
        SC_METHOD(do_count);
        sensitive << clock.pos();
    }

private:
    void do_count();
    int count;
    int const modulus;
};
```

Constructor arguments

Needed if there's a process and not using SC_CTOR

Dynamic Sensitivity

```
SC_CTOR(Module)
{
    SC_THREAD(thread);
    sensitive << a << b; }
```

Static sensitivity list

```
void thread()
{
    for (;;)
    {
        wait(); }
```

Wait for event on a or b

```
    ...
    wait(10, SC_NS); }
```

Wait for 10ns

```
    ...
    wait(e); }
```

Wait for event e

ignore a or b

sc_event and Synchronization



THURSDAY IS
TRAINING DAY

```
SC_MODULE(Test)
{
    int data;
    sc_event e;
    SC_CTOR(Test)
    {
        SC_THREAD(producer);
        SC_THREAD(consumer);
    }
    void producer()
    {
        wait(1, SC_NS);
        for (data = 0; data < 10; data++) {
            e.notify();
            wait(1, SC_NS);
        }
    }
    void consumer()
    {
        for (;;) {
            wait(e);
            cout << "Received " << data << endl;
        }
    }
};
```

Shared variable

Primitive synchronization object

Schedule event immediately

Resume when event occurs

sc_time



THURSDAY IS
TRAINING DAY

- Simulation time is a 64-bit unsigned integer
- Time resolution is programmable - must be power of 10 x fs
- Resolution can be set once only, before use and before simulation
- Default time resolution is 1 ps

```
enum sc_time_unit {SC_FS, SC_PS, SC_NS, SC_US, SC_MS, SC_SEC};
```

```
sc_time(double, sc_time_unit);
```

Constructor

```
void sc_set_time_resolution(double, sc_time_unit);
sc_time sc_get_time_resolution();
```

```
const sc_time& sc_time_stamp();
```

Get current simulation time

sc_clock



THURSDAY IS
TRAINING DAY

```
sc_clock clk("clk",      period, 0.4, firstedge, true);
```


```
sc_clock clk("clk", 10, SC_NS, 0.4, 12, SC_NS, true);
```

sc_time

sc_time

Duty cycle

1st edge rising




Defaults

Avoid clocks altogether for fast models!

Elaboration / Simulation Callbacks



THURSDAY IS
TRAINING DAY



Overriding the Callbacks



THURSDAY IS
TRAINING DAY

- Called for each
 - Module
 - Primitive channel
 - Port
 - Export

```
SC_MODULE (Test)
{
    SC_CTOR (Test)  {}


    void before_end_of_elaboration() { ... }
    void end_of_elaboration()        { ... }
    void start_of_simulation()      { ... }
    void end_of_simulation()        { ... }
};
```

- Do nothing by default
- `before_end_of_elaboration()` may perform instantiation and port binding
- In PoC simulator, `end_of_simulation()` only called after `sc_stop()`

The Scheduler in Detail



THURSDAY IS
TRAINING DAY



Kinds of Channel



THURSDAY IS
TRAINING DAY

- Primitive channels
 - Implement one or more interfaces
 - Derived from `sc_prim_channel`
 - Have access to the update phase of the scheduler
 - Examples - `sc_signal`, `sc_signal_resolved`, `sc_fifo`
- Hierarchical channels
 - Implement one or more interfaces
 - Derived from `sc_module`
 - Can instantiate ports, processes and modules
- Minimal channels - implement one or more interfaces


Built-in Primitive Channels



THURSDAY IS
TRAINING DAY

Channel	Interfaces	Events
<code>sc_signal<T></code>	<code>sc_signal_in_if<T></code> <code>sc_signal inout_if<T></code>	<code>value_changed_event()</code>
<code>sc_buffer<T></code>	Same as <code>sc_signal</code>	On every <code>write()</code>
<code>sc_signal_resolved</code> <code>sc_signal_rv<W></code>	Same as <code>sc_signal<sc_logic></code>	Same as <code>sc_signal</code>
<code>sc_clock</code>	Same as <code>sc_signal<bool></code>	<code>posedge</code> & <code>negedge</code>
<code>sc_fifo<T></code>	<code>sc_fifo_in_if<T></code> <code>sc_fifo_out_if<T></code>	<code>data_written_event()</code> <code>data_read_event()</code>
<code>sc_mutex</code>	<code>sc_mutex_if</code>	n/a
<code>sc_semaphore</code>	<code>sc_semaphore_if</code>	n/a
<code>sc_event_queue</code>	n/a	Every <code>notify()</code> invocation

Interface Method Call



An interface declares a set of methods (pure virtual functions)

An interface is an abstract base class of the channel

A channel *implements* one or more interfaces (c.f. Java)

A module calls interface methods via a port

Declare the Interface



Important

```
#include "systemc"
class queue_if : virtual public sc_core::sc_interface
{
public:
    virtual void write(char c) = 0;
    virtual char read() = 0;
};
```

Queue Channel Implementation



THURSDAY IS
TRAINING DAY

```
#include "queue_if.h"
class Queue : public queue_if, public sc_core::sc_object
{
public:
    Queue(char* nm, int _sz)
        : sc_core::sc_object(nm), sz(_sz)
    { data = new char[sz]; w = r = n = 0; }

    void write(char c);
    char read();
};


private:
    char* data;
    int sz, w, r, n;
};
```

Implements interface methods

Understanding Ports



THURSDAY IS
TRAINING DAY



Queue Ports




THURSDAY IS
TRAINING DAY

```
class Producer : public sc_core::sc_module
{
public:
    sc_core::sc_port<queue_write_if> out;

    void do_writes();

    SC_CTOR(Producer)
    {
        SC_THREAD(do_writes);
    }
};
```

queue_write_if queue_read_if



Calling Methods via Ports



THURSDAY IS
TRAINING DAY

```
#include <systemc>
#include "producer.h"
using namespace sc_core;

void Producer::do_writes()
{
    std::string txt = "Hallo World.";
    for (int i = 0; i < txt.size(); i++)
    {
        wait(SC_ZERO_TIME);

        out->write(txt[i]);
    }
}
```

Note: -> overloaded

Interface Method Call

Why Ports?



THURSDAY IS
TRAINING DAY

- Ports allow modules to be independent of their environment
- Ports support elaboration-time checks (`register_port`, `end_of_elaboration`)
- Ports can have data members and member functions



Exports



THURSDAY IS
TRAINING DAY

